mabrains / caravel_user_project_ldo
Completed LDO Design for Skywaters 130nm
☆14Updated 2 years ago
Alternatives and similar repositories for caravel_user_project_ldo:
Users that are interested in caravel_user_project_ldo are comparing it to the libraries listed below
- Open Analog Design Environment☆22Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆26Updated 2 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆40Updated 2 years ago
- Skywater 130nm Klayout Device Generators PDK☆29Updated 7 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆12Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆37Updated 3 years ago
- A 10bit SAR ADC in Sky130☆22Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆27Updated 3 years ago
- cdsAsync: An Asynchronous QDI VLSI Toolset & Schematic Library☆25Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated 6 months ago
- Skywaters 130nm Klayout PDK☆22Updated 3 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated 2 weeks ago
- Open source process design kit for 28nm open process☆48Updated 9 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆15Updated 8 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated this week
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆22Updated 8 months ago
- Python Tool for UVM Testbench Generation☆50Updated 9 months ago