mabrains / caravel_user_project_ldo
Completed LDO Design for Skywaters 130nm
☆14Updated 2 years ago
Alternatives and similar repositories for caravel_user_project_ldo:
Users that are interested in caravel_user_project_ldo are comparing it to the libraries listed below
- Design of Analog Blocks in Skywaters 130nm meeting corners: different flavors of OTA, BandGap, LDO.☆27Updated 2 years ago
- ☆40Updated 3 years ago
- repository for a bandgap voltage reference in SKY130 technology☆37Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- Open Analog Design Environment☆23Updated last year
- PLL Designs on Skywater 130nm MPW☆20Updated last year
- Skywaters 130nm Klayout PDK☆23Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 10 months ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆39Updated last month
- ☆12Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆16Updated 10 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆23Updated 6 years ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 9 months ago
- ☆45Updated 2 months ago
- A Spice simulation interface☆9Updated 2 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- An example of analogue design using open source IC design tools☆29Updated 3 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated 2 years ago