Netgen complete LVS tool for comparing SPICE or verilog netlists
☆132Apr 4, 2026Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 5 months ago
- Magic VLSI Layout Tool☆641Apr 24, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆418Updated this week
- XCircuit circuit drawing and schematic capture tool☆141Mar 13, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆229Oct 26, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 5 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- ☆45Feb 25, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- ☆114Feb 2, 2021Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆457Apr 24, 2026Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆327Oct 22, 2025Updated 6 months ago
- The Xyce™ Parallel Electronic Simulator☆134Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆355Updated this week
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- KLayout Main Sources☆1,089Updated this week
- BAG framework☆35Dec 27, 2024Updated last year
- Open Analog Design Environment☆26May 19, 2023Updated 2 years ago
- Coriolis VLSI EDA Tool (LIP6)☆84Apr 20, 2026Updated last week
- Custom IC Creator Simulation tools☆27Apr 21, 2026Updated last week
- OpenSTA engine☆574Apr 23, 2026Updated last week
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆74Apr 23, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆722Updated this week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆71Nov 26, 2025Updated 5 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆290Dec 8, 2025Updated 4 months ago
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,623Updated this week
- ☆124May 11, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆131Apr 23, 2023Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated 2 weeks ago
- ☆15Jan 25, 2026Updated 3 months ago
- LibreSilicon's Standard Cell Library Generator☆22Mar 27, 2026Updated last month