Netgen complete LVS tool for comparing SPICE or verilog netlists
☆134Jun 9, 2026Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 7 months ago
- Magic VLSI Layout Tool☆661Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆427Jun 24, 2026Updated last week
- XCircuit circuit drawing and schematic capture tool☆143May 11, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 7 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- ☆45Feb 25, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- ☆113Feb 2, 2021Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆477Jun 16, 2026Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆338Oct 22, 2025Updated 8 months ago
- The Xyce™ Parallel Electronic Simulator☆152Jun 1, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆366Updated this week
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- KLayout Main Sources☆1,123Jun 19, 2026Updated last week
- BAG framework☆37Dec 27, 2024Updated last year
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆89Jun 17, 2026Updated 2 weeks ago
- Custom IC Creator Simulation tools☆28Jun 22, 2026Updated last week
- OpenSTA engine☆586Jun 24, 2026Updated last week
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,839Mar 25, 2026Updated 3 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆80Jun 20, 2026Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆761Jun 22, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated last month
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,773Updated this week
- ☆128May 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆133Apr 23, 2023Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆238Feb 25, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- An open-source static random access memory (SRAM) compiler.☆1,079May 15, 2026Updated last month
- ☆16Jan 25, 2026Updated 5 months ago
- LibreSilicon's Standard Cell Library Generator☆22Jun 7, 2026Updated 3 weeks ago