Netgen complete LVS tool for comparing SPICE or verilog netlists
☆129Feb 3, 2026Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 3 months ago
- Magic VLSI Layout Tool☆618Feb 20, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 3 months ago
- XCircuit circuit drawing and schematic capture tool☆140Nov 13, 2025Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆225Oct 26, 2024Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Intel's Analog Detailed Router☆40Jul 18, 2019Updated 6 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆315Oct 22, 2025Updated 4 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated 11 months ago
- ☆339Jan 13, 2026Updated last month
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week
- ☆45Feb 25, 2025Updated last year
- KLayout Main Sources☆1,056Updated this week
- OpenSTA engine☆552Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Feb 22, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆284Dec 8, 2025Updated 2 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆22Feb 15, 2024Updated 2 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆72Updated this week
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆29Oct 25, 2020Updated 5 years ago
- This package provides a gnucap based qucsator implementation.☆15Feb 3, 2026Updated 3 weeks ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15May 21, 2018Updated 7 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆129Apr 23, 2023Updated 2 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- ☆122May 11, 2023Updated 2 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Updated this week
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆70Nov 26, 2025Updated 3 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,450Updated this week
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Mar 18, 2021Updated 4 years ago
- Coriolis VLSI EDA Tool (LIP6)☆79Jan 25, 2026Updated last month
- UCSD Detailed Router☆96Jan 5, 2021Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- ☆16Jan 25, 2026Updated last month