RTimothyEdwards / netgen
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆114Updated 3 weeks ago
Alternatives and similar repositories for netgen:
Users that are interested in netgen are comparing it to the libraries listed below
- Qrouter detail router for digital ASIC designs☆56Updated 6 months ago
- BAG framework☆40Updated 8 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆61Updated this week
- KLayout technology files for Skywater SKY130☆39Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- ☆79Updated 2 years ago
- SystemVerilog frontend for Yosys☆81Updated 2 weeks ago
- Hardware Description Library☆79Updated 2 months ago
- ☆37Updated last month
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last month
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆59Updated this week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆100Updated 2 months ago
- A complete open-source design-for-testing (DFT) Solution☆145Updated 5 months ago
- ☆45Updated last month
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆313Updated 2 months ago
- ☆139Updated 3 years ago
- ☆110Updated last year
- ☆110Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- ☆53Updated last year
- Fabric generator and CAD tools☆163Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Circuit Automatic Characterization Engine☆47Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆80Updated 7 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆134Updated 3 years ago
- Verilog-A simulation models☆65Updated 2 months ago
- Skywater 130nm Klayout Device Generators PDK☆31Updated 8 months ago