RTimothyEdwards / netgenLinks
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆123Updated this week
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆57Updated 6 months ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- ☆43Updated 8 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated last month
- ☆90Updated this week
- ☆84Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 2 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆102Updated last year
- Hardware Description Library☆84Updated 6 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆37Updated 3 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆74Updated 7 months ago
- Circuit Automatic Characterization Engine☆50Updated 8 months ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆102Updated 8 months ago
- BAG framework☆41Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- ☆118Updated 2 years ago
- ☆178Updated 4 years ago
- ☆112Updated 4 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- SystemVerilog frontend for Yosys☆168Updated this week
- A Standalone Structural Verilog Parser☆99Updated 3 years ago
- LAYout with Gridded Objects v2☆65Updated 4 months ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- repository for a bandgap voltage reference in SKY130 technology☆40Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago