Netgen complete LVS tool for comparing SPICE or verilog netlists
☆134Apr 28, 2026Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 6 months ago
- Magic VLSI Layout Tool☆652Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆421Updated this week
- XCircuit circuit drawing and schematic capture tool☆141May 11, 2026Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆232Oct 26, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 6 months ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- ☆45Feb 25, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated last month
- ☆114Feb 2, 2021Updated 5 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆463May 14, 2026Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆333Oct 22, 2025Updated 6 months ago
- The Xyce™ Parallel Electronic Simulator☆144Apr 27, 2026Updated 3 weeks ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆359May 8, 2026Updated 2 weeks ago
- Intel's Analog Detailed Router☆42Jul 18, 2019Updated 6 years ago
- KLayout Main Sources☆1,097May 9, 2026Updated last week
- BAG framework☆35Dec 27, 2024Updated last year
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)