RTimothyEdwards / netgenLinks
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆122Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- ☆84Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- ☆43Updated 7 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- KLayout technology files for Skywater SKY130☆42Updated 2 years ago
- BAG framework☆41Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆65Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated last month
- Circuit Automatic Characterization Engine☆51Updated 8 months ago
- ☆116Updated 2 years ago
- ☆88Updated last week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- Verilog-A simulation models☆82Updated 2 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆99Updated last year
- Hardware Description Library☆84Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆360Updated this week
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆73Updated 6 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆36Updated 2 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆73Updated last month
- This repository is for (pre-)release versions of the Revolution EDA.☆43Updated last week
- LAYout with Gridded Objects v2☆64Updated 3 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SystemVerilog frontend for Yosys☆164Updated this week
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- Fabric generator and CAD tools.☆197Updated this week
- ☆56Updated 2 years ago