Netgen complete LVS tool for comparing SPICE or verilog netlists
☆142Jul 7, 2026Updated 2 months ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 10 months ago
- Magic VLSI Layout Tool☆704Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆453Updated this week
- XCircuit circuit drawing and schematic capture tool☆145Jul 27, 2026Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 10 months ago
- ☆47Feb 25, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆493Updated this week
- ☆112Feb 2, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 5 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆357Oct 22, 2025Updated 10 months ago
- ☆391Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The Xyce™ Parallel Electronic Simulator☆174Aug 10, 2026Updated last month
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- KLayout Main Sources☆1,202Updated this week
- BAG framework☆39Dec 27, 2024Updated last year
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- OpenSTA engine☆619Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,940Mar 25, 2026Updated 5 months ago
- Coriolis VLSI EDA Tool (LIP6)☆93Aug 28, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆827Updated this week
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 5 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆296Jun 18, 2026Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last week
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 6 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,112Updated this week
- ☆130May 11, 2023Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- ☆16Jan 25, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆136Apr 23, 2023Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Custom IC Creator Simulation tools☆27Aug 14, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,136Aug 16, 2026Updated last month
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆82Updated this week
- LibreSilicon's Standard Cell Library Generator☆22Aug 22, 2026Updated 3 weeks ago