RTimothyEdwards / netgenLinks
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆127Updated 3 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below
Sorting:
- Qrouter detail router for digital ASIC designs☆57Updated 2 months ago
- KLayout technology files for Skywater SKY130☆44Updated 2 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆67Updated last month
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago
- ☆86Updated 3 years ago
- BAG framework☆41Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- Circuit Automatic Characterization Engine☆51Updated 11 months ago
- ☆98Updated last week
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 11 months ago
- Open-source repository for a standard-cell library characterizer using complete open-source tools☆44Updated last month
- Coriolis VLSI EDA Tool (LIP6)☆75Updated 2 weeks ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆75Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆49Updated 4 months ago
- Hardware Description Library☆88Updated 9 months ago
- ☆57Updated 2 years ago
- ☆187Updated 4 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆77Updated 9 months ago
- ☆122Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆52Updated 5 years ago
- ☆114Updated 4 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆73Updated 2 weeks ago
- ☆44Updated 10 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆59Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆66Updated last week
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆47Updated 5 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago