RTimothyEdwards / netgen
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆109Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for netgen
- Qrouter detail router for digital ASIC designs☆56Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆94Updated this week
- BAG framework☆41Updated 3 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆58Updated last week
- ☆76Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 4 months ago
- ☆37Updated last month
- KLayout technology files for Skywater SKY130☆38Updated last year
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆63Updated 3 weeks ago
- Hardware Description Library☆69Updated 2 months ago
- Circuit Automatic Characterization Engine☆45Updated 2 weeks ago
- ☆48Updated this week
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆72Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆241Updated last week
- This repository is for (pre-)release versions of the Revolution EDA.☆35Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆109Updated last year
- ☆107Updated last year
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated this week
- AMC: Asynchronous Memory Compiler☆46Updated 4 years ago
- ☆45Updated last month
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆38Updated 4 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆198Updated last month
- ☆52Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 5 months ago
- IDEA project source files☆97Updated 2 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆192Updated 2 weeks ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆148Updated 4 years ago
- Introductory course into static timing analysis (STA).☆63Updated last week