Netgen complete LVS tool for comparing SPICE or verilog netlists
☆149Oct 15, 2026Updated 2 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆60Nov 13, 2025Updated 11 months ago
- Magic VLSI Layout Tool☆725Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆460Updated this week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 6 months ago
- IRSIM switch-level simulator for digital circuits☆39Nov 13, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆236Oct 26, 2024Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆185Oct 20, 2026Updated last week
- XCircuit circuit drawing and schematic capture tool☆146Oct 15, 2026Updated 2 weeks ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆506Updated this week
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆21Mar 28, 2025Updated last year
- ☆403Sep 15, 2026Updated last month
- ☆47Feb 25, 2025Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆94Oct 18, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- KLayout Main Sources☆1,251Updated this week
- OpenSTA engine☆636Updated this week
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,988Mar 25, 2026Updated 7 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆300Jun 18, 2026Updated 4 months ago
- ☆16Jan 25, 2026Updated 9 months ago
- KLayout technology files for FreePDK45☆25Jun 12, 2021Updated 5 years ago
- BAG framework☆44Jul 24, 2024Updated 2 years ago
- A set of rules and recommendations for analog and digital circuit designers.☆31Nov 4, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆863Updated this week
- ☆114Feb 2, 2021Updated 5 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆82Nov 19, 2025Updated 11 months ago
- Hardware Description Library☆96Feb 17, 2026Updated 8 months ago
- This is the XDM netlist converter, used to convert PSPICE and HSPICE netists into Xyce format.☆25Feb 15, 2024Updated 2 years ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆138Apr 23, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,168Updated this week
- KLayout technology files for ASAP7 FinFET educational process☆26Feb 5, 2023Updated 3 years ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,238Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A complete open-source design-for-testing (DFT) Solution☆210Aug 30, 2025Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Top level CedarEDA integration package☆29Oct 22, 2024Updated 2 years ago
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- BAG framework☆40Dec 27, 2024Updated last year