RTimothyEdwards / netgen
Netgen complete LVS tool for comparing SPICE or verilog netlists
☆115Updated 2 weeks ago
Alternatives and similar repositories for netgen:
Users that are interested in netgen are comparing it to the libraries listed below
- Qrouter detail router for digital ASIC designs☆57Updated 2 weeks ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆62Updated 3 weeks ago
- KLayout technology files for Skywater SKY130☆39Updated last year
- ☆79Updated 2 years ago
- ☆38Updated 2 months ago
- BAG framework☆40Updated 9 months ago
- ☆45Updated 2 months ago
- Hardware Description Library☆78Updated 2 weeks ago
- A Standalone Structural Verilog Parser☆91Updated 3 years ago
- Verilog-A simulation models☆71Updated 3 months ago
- SystemVerilog frontend for Yosys☆96Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 11 months ago
- Circuit Automatic Characterization Engine☆46Updated 2 months ago
- A simple MOSFET model with only 5-DC-parameters for circuit simulation☆42Updated 10 months ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆81Updated 8 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated this week
- ☆110Updated last year
- ☆67Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆63Updated last week
- ☆138Updated 3 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆271Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 10 months ago
- ☆22Updated 4 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆320Updated 2 weeks ago
- ☆112Updated 4 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- BAG framework☆26Updated 3 months ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆55Updated 4 years ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆54Updated 7 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆101Updated 2 months ago