Netgen complete LVS tool for comparing SPICE or verilog netlists
☆137Jul 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for netgen
Users that are interested in netgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆58Nov 13, 2025Updated 8 months ago
- Magic VLSI Layout Tool☆673Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆432Updated this week
- XCircuit circuit drawing and schematic capture tool☆143May 11, 2026Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆235Oct 26, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 8 months ago
- ☆45Feb 25, 2025Updated last year
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 3 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆18Mar 28, 2025Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆480Updated this week
- ☆113Feb 2, 2021Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆38Apr 9, 2026Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆342Oct 22, 2025Updated 8 months ago
- ☆370Jul 5, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- The Xyce™ Parallel Electronic Simulator☆159Jun 1, 2026Updated last month
- Intel's Analog Detailed Router☆43Jul 18, 2019Updated 7 years ago
- KLayout Main Sources☆1,137Updated this week
- BAG framework☆37Dec 27, 2024Updated last year
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- OpenSTA engine☆595Jul 9, 2026Updated last week
- BAG (BAG AMS Generator) Primitives Library for SKY130☆22May 16, 2023Updated 3 years ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆81Jul 14, 2026Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆89Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,867Mar 25, 2026Updated 3 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆31Oct 25, 2020Updated 5 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆780Jul 9, 2026Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆73May 13, 2026Updated 2 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,865Updated this week
- Macro placement tool for OpenROAD flow☆27Aug 13, 2020Updated 5 years ago
- ☆131May 11, 2023Updated 3 years ago
- KLayout technology files for ASAP7 FinFET educational process☆25Feb 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆16Jan 25, 2026Updated 5 months ago
- GDSII File Parsing, IC Layout Analysis, and Parameter Extraction☆135Apr 23, 2023Updated 3 years ago
- https://caravel-user-project.readthedocs.io☆239Feb 25, 2025Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- Custom IC Creator Simulation tools☆28Jun 22, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,091Updated this week
- FasterCap is a powerful three- and two-dimensional capactiance extraction program.☆38Oct 25, 2019Updated 6 years ago