RTimothyEdwards / qflowLinks
Qflow full end-to-end digital synthesis flow for ASIC designs
☆216Updated 8 months ago
Alternatives and similar repositories for qflow
Users that are interested in qflow are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆337Updated 2 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆283Updated 2 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆151Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- https://caravel-user-project.readthedocs.io☆206Updated 4 months ago
- ☆150Updated 3 years ago
- A complete open-source design-for-testing (DFT) Solution☆161Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆221Updated 3 weeks ago
- Fabric generator and CAD tools.☆190Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆283Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆398Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆332Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆161Updated 2 years ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆218Updated this week
- SystemVerilog synthesis tool☆201Updated 4 months ago
- ☆112Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆120Updated last month
- ☆79Updated 2 years ago
- Magic VLSI Layout Tool☆549Updated 3 weeks ago
- ☆113Updated 4 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆180Updated 5 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆152Updated last year
- ☆333Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆455Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆186Updated 2 months ago