Qflow full end-to-end digital synthesis flow for ASIC designs
☆228Oct 26, 2024Updated last year
Alternatives and similar repositories for qflow
Users that are interested in qflow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- ☆114Feb 2, 2021Updated 5 years ago
- Magic VLSI Layout Tool☆630Apr 5, 2026Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆132Apr 4, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,036Mar 12, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- XCircuit circuit drawing and schematic capture tool☆140Mar 13, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,749Mar 25, 2026Updated 2 weeks ago
- OpenSTA engine☆564Updated this week
- IRSIM switch-level simulator for digital circuits☆36Nov 13, 2025Updated 4 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,564Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆411Mar 5, 2026Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆165Apr 1, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,479Oct 28, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,397Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆695Dec 26, 2025Updated 3 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆148Mar 17, 2023Updated 3 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- A complete open-source design-for-testing (DFT) Solution☆185Aug 30, 2025Updated 7 months ago
- KLayout Main Sources☆1,076Updated this week
- Copyleftist's Standard Cell Library☆102May 2, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆21Jul 21, 2025Updated 8 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆608Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆935Apr 2, 2026Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆343Dec 2, 2025Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆289Dec 8, 2025Updated 4 months ago
- An Open-source FPGA IP Generator☆1,079Updated this week
- ☆18Nov 4, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆290Jul 28, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,146Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,647Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆455Mar 31, 2026Updated last week
- Coriolis VLSI EDA Tool (LIP6)☆83Mar 30, 2026Updated last week