RTimothyEdwards / qflow
Qflow full end-to-end digital synthesis flow for ASIC designs
☆184Updated 4 months ago
Related projects: ⓘ
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆275Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆353Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆229Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆284Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆191Updated last month
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆253Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- https://caravel-user-project.readthedocs.io☆178Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆314Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆190Updated this week
- OpenSTA engine☆402Updated last week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month
- Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.☆279Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- ☆106Updated 3 years ago
- Fabric generator and CAD tools☆147Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆270Updated this week
- ☆108Updated 3 years ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆312Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆192Updated this week
- A complete open-source design-for-testing (DFT) Solution☆131Updated 3 weeks ago
- Magic VLSI Layout Tool☆469Updated this week
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆137Updated 4 years ago
- ☆107Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆255Updated 4 years ago
- FOSS Flow For FPGA☆350Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆133Updated 2 years ago
- Common SystemVerilog components☆494Updated this week
- ☆66Updated this week
- ☆208Updated this week