Qflow full end-to-end digital synthesis flow for ASIC designs
☆232Oct 26, 2024Updated last year
Alternatives and similar repositories for qflow
Users that are interested in qflow are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 7 months ago
- ☆113Feb 2, 2021Updated 5 years ago
- Magic VLSI Layout Tool☆661Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆134Jun 9, 2026Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- XCircuit circuit drawing and schematic capture tool☆143May 11, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,839Mar 25, 2026Updated 3 months ago
- OpenSTA engine☆589Updated this week
- IRSIM switch-level simulator for digital circuits☆37Nov 13, 2025Updated 7 months ago
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆2,773Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆427Jun 24, 2026Updated last week
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆167Apr 1, 2026Updated 3 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,570Oct 28, 2024Updated last year
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Yosys Open SYnthesis Suite☆4,553Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆705Dec 26, 2025Updated 6 months ago
- An automatic schematic generation tool which generates schematics from a SPICE netlist, usually of output from qflow.☆30Oct 25, 2020Updated 5 years ago
- KLayout Main Sources☆1,123Jun 19, 2026Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆154Mar 17, 2023Updated 3 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆399Feb 26, 2025Updated last year
- Copyleftist's Standard Cell Library☆103May 2, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,241Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A complete open-source design-for-testing (DFT) Solution☆196Aug 30, 2025Updated 10 months ago
- Complete installation flow of yosys, OpenSTA and OpenROAD for RTL Verification, Synthesis, Timing Analysis, Power Analysis & GDSII layout…☆24Jul 21, 2025Updated 11 months ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆658Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆358Dec 2, 2025Updated 6 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated last week
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆293Jun 18, 2026Updated last week
- ☆18Nov 4, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,118Updated this week
- Coriolis VLSI EDA Tool (LIP6)☆89Jun 17, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆293Jul 28, 2020Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,192Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- nextpnr portable FPGA place and route tool☆1,699Jun 21, 2026Updated last week