RTimothyEdwards / qflowLinks
Qflow full end-to-end digital synthesis flow for ASIC designs
☆212Updated 7 months ago
Alternatives and similar repositories for qflow
Users that are interested in qflow are comparing it to the libraries listed below
Sorting:
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated 2 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆330Updated 3 months ago
- ☆146Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Fabric generator and CAD tools.☆185Updated last week
- ☆113Updated 4 years ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆177Updated 5 years ago
- ☆111Updated 2 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- OpenSTA engine☆471Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Qrouter detail router for digital ASIC designs☆57Updated last month
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆159Updated 2 years ago
- ☆78Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- VeeR EL2 Core☆278Updated 2 weeks ago
- https://caravel-user-project.readthedocs.io☆201Updated 3 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆117Updated 2 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week