efabless / caravel-liteLinks
☆17Updated 11 months ago
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 8 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆38Updated 3 years ago
- ☆15Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated this week
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- ☆18Updated 11 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated this week
- ☆33Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 6 months ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- UART cocotb module☆11Updated 4 years ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- ☆43Updated 3 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 4 years ago
- ChipScoPy (ChipScope Python API) is an open source Python API to the various ChipScope services provided by the TCF-based (Target Communi…☆60Updated 2 months ago
- A current mode buck converter on the SKY130 PDK☆30Updated 4 years ago
- Extensible FPGA control platform☆61Updated 2 years ago