☆17Nov 4, 2024Updated last year
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- ☆45Feb 25, 2025Updated last year
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆230Feb 25, 2025Updated last year
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Prefix tree adder space exploration library☆55Jan 27, 2026Updated last month
- ☆39Nov 14, 2024Updated last year
- ☆12Nov 18, 2025Updated 4 months ago
- ☆19Oct 28, 2024Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Qrouter detail router for digital ASIC designs☆57Nov 13, 2025Updated 4 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆388Feb 26, 2025Updated last year
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- Primitives for SKY130 provided by SkyWater.☆38Mar 9, 2024Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- 4 bit CPU (logisim, verilog)☆14Feb 24, 2026Updated last month
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆34Dec 25, 2025Updated 3 months ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- My KiCAD libraries☆22Dec 26, 2025Updated 2 months ago
- RISC-V Processor written in Amaranth HDL☆39Jan 21, 2022Updated 4 years ago
- Tool to fetch and parse data about Efabless MPW projects☆15Jan 10, 2023Updated 3 years ago
- NumJS -- A JavaScript library for numerical computing☆35Feb 17, 2015Updated 11 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- Documentation for the entire CGRAFlow☆19Sep 17, 2021Updated 4 years ago