efabless / caravel-liteLinks
☆17Updated 8 months ago
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 6 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆38Updated 3 years ago
- ☆14Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- ☆18Updated 9 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- ☆33Updated 2 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆42Updated 4 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- ☆11Updated 2 years ago
- ☆18Updated 4 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- ☆41Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated last week
- Open Analog Design Environment☆24Updated 2 years ago