efabless / caravel-liteLinks
☆17Updated 11 months ago
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆38Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 10 months ago
- ☆15Updated 3 years ago
- ☆18Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Virtual development board for HDL design☆42Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated 2 weeks ago
- Extended and external tests for Verilator testing☆16Updated last month
- FPGA250 aboard the eFabless Caravel☆31Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- ☆32Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆14Updated 6 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆47Updated 7 months ago
- Completed LDO Design for Skywaters 130nm☆17Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- LunaPnR is a place and router for integrated circuits☆47Updated 3 months ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆43Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- A current mode buck converter on the SKY130 PDK☆31Updated 4 years ago