efabless / caravel-liteLinks
☆17Updated 9 months ago
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆38Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 8 months ago
- ☆14Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Extended and external tests for Verilator testing☆16Updated 3 weeks ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 5 years ago
- ☆33Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated 2 weeks ago
- Gate-level visualization generator for SKY130-based chip designs.☆21Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- ☆18Updated 9 months ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Updated 3 years ago
- ☆18Updated 4 years ago
- Zero to ASIC group submission for MPW2☆13Updated 5 months ago
- ☆36Updated 9 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago