efabless / caravel-liteLinks
☆17Updated last year
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- ☆38Updated 3 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 10 months ago
- Extended and external tests for Verilator testing☆17Updated 2 weeks ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- ☆15Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆31Updated 2 years ago
- ☆33Updated 3 years ago
- ☆19Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 6 months ago
- Examples and design pattern for VHDL verification☆15Updated 9 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Updated last year
- LibreSilicon's Standard Cell Library Generator☆22Updated 3 months ago
- FPGA250 aboard the eFabless Caravel☆32Updated 5 years ago
- Bitstream relocation and manipulation tool.☆51Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆19Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- ☆18Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆12Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago