☆17Nov 4, 2024Updated last year
Alternatives and similar repositories for caravel-lite
Users that are interested in caravel-lite are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- IO and periphery cells for SKY130 provided by SkyWater.☆14Nov 29, 2023Updated 2 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 4 years ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Feb 22, 2022Updated 4 years ago
- BAG (BAG AMS Generator) Primitives Library for SKY130☆20May 16, 2023Updated 2 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆23Feb 22, 2023Updated 3 years ago
- ☆45Feb 25, 2025Updated last year
- https://caravel-user-project.readthedocs.io☆229Feb 25, 2025Updated last year
- ☆19Oct 28, 2024Updated last year
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 4 months ago
- Prefix tree adder space exploration library☆56Jan 27, 2026Updated last month
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Nov 13, 2020Updated 5 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 2 years ago
- KLayout technology files for Skywater SKY130☆44Jul 19, 2023Updated 2 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆14Jul 22, 2020Updated 5 years ago
- Mini RISC-V SOC☆12Nov 13, 2015Updated 10 years ago
- Arizona State University CSE320☆11Mar 22, 2015Updated 10 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆27Dec 1, 2022Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated 2 months ago
- ☆15Dec 2, 2021Updated 4 years ago
- WISHBONE Builder☆15Sep 10, 2016Updated 9 years ago
- 4 bit CPU (logisim, verilog)☆14Feb 24, 2026Updated last week
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- softfloat and softposit in Python☆15Aug 2, 2019Updated 6 years ago
- Primitives for SKY130 provided by SkyWater.☆37Mar 9, 2024Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Dec 8, 2020Updated 5 years ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- ☆38Nov 14, 2024Updated last year
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- ☆11Nov 18, 2025Updated 3 months ago
- OSCAR main source repository.☆16Sep 25, 2025Updated 5 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago