efabless / caravel-lite
☆15Updated 4 months ago
Alternatives and similar repositories for caravel-lite:
Users that are interested in caravel-lite are comparing it to the libraries listed below
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆36Updated 2 years ago
- A padring generator for ASICs☆25Updated last year
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆14Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- ☆46Updated last month
- Extended and external tests for Verilator testing☆16Updated this week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- ☆33Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Parasitic capacitance analysis of foundry metal stackups☆11Updated 2 weeks ago
- Virtual development board for HDL design☆40Updated last year
- ☆11Updated 2 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆16Updated 2 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆5Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆38Updated 2 months ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- Library of open source Process Design Kits (PDKs)☆35Updated this week
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- An automatic clock gating utility☆44Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆46Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- ☆18Updated 4 years ago