RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆568Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆409Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆613Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆357Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆662Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 7 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 11 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆420Updated 2 years ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆292Updated 3 months ago
- An open-source static random access memory (SRAM) compiler.☆952Updated 3 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆495Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆349Updated 7 months ago
- ☆348Updated 2 years ago
- OpenSTA engine☆508Updated this week
- FOSS Flow For FPGA☆407Updated 8 months ago
- https://caravel-user-project.readthedocs.io☆218Updated 7 months ago
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- Modular hardware build system☆1,090Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆157Updated last year
- An abstraction library for interfacing EDA tools☆715Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,146Updated this week
- The Xyce™ Parallel Electronic Simulator☆90Updated last week
- A list of resources related to the open-source FPGA projects☆425Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆842Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆471Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,591Updated 2 weeks ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆232Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated this week
- ☆315Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆611Updated this week