RTimothyEdwards / magic
Magic VLSI Layout Tool
☆536Updated 3 weeks ago
Alternatives and similar repositories for magic:
Users that are interested in magic are comparing it to the libraries listed below
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆378Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆322Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆208Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆894Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆527Updated 3 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆475Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆273Updated 3 weeks ago
- FOSS Flow For FPGA☆386Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆282Updated 2 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆324Updated 2 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆416Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆393Updated last year
- OpenSTA engine☆459Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆453Updated 3 weeks ago
- ☆321Updated 2 years ago
- SystemVerilog to Verilog conversion☆618Updated last month
- A Linux-capable RISC-V multicore for and by the world☆688Updated last week
- Common SystemVerilog components☆608Updated 3 weeks ago
- Modular hardware build system☆981Updated this week
- An abstraction library for interfacing EDA tools☆682Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆570Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆611Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆388Updated 3 weeks ago
- https://caravel-user-project.readthedocs.io☆198Updated 2 months ago
- Bus bridges and other odds and ends☆551Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆318Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆797Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆767Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,085Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago