RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆609Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆439Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆669Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆389Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆331Updated 2 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆308Updated 3 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆457Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆755Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆377Updated 11 months ago
- ☆375Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆557Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,000Updated 3 weeks ago
- OpenSTA engine☆550Updated this week
- An abstraction library for interfacing EDA tools☆748Updated 2 weeks ago
- FOSS Flow For FPGA☆424Updated last year
- https://caravel-user-project.readthedocs.io☆227Updated 11 months ago
- SystemVerilog to Verilog conversion☆699Updated 2 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆161Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,685Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆487Updated last week
- ☆333Updated 3 weeks ago
- The Xyce™ Parallel Electronic Simulator☆113Updated last week
- A list of resources related to the open-source FPGA projects☆439Updated 3 years ago
- Modular hardware build system☆1,127Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆690Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,193Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆689Updated last month
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆244Updated last year
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆375Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆439Updated 5 months ago