RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆575Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆411Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆620Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆363Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆315Updated 7 months ago
- An open-source static random access memory (SRAM) compiler.☆956Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆430Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆219Updated 11 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆293Updated 3 months ago
- OpenSTA engine☆509Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆678Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆356Updated 7 months ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆505Updated this week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- ☆352Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆221Updated 8 months ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆158Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,150Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆658Updated last month
- An abstraction library for interfacing EDA tools☆716Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Modular hardware build system☆1,093Updated last week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated this week
- An Open-source FPGA IP Generator☆1,011Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,204Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,608Updated last month