RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆562Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆400Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆590Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆351Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆414Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆637Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆287Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆345Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆936Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆313Updated 5 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆217Updated 10 months ago
- ☆339Updated 2 years ago
- OpenSTA engine☆496Updated last week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆474Updated this week
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- An abstraction library for interfacing EDA tools☆707Updated last month
- https://caravel-user-project.readthedocs.io☆215Updated 6 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆156Updated last year
- FOSS Flow For FPGA☆402Updated 7 months ago
- The Xyce™ Parallel Electronic Simulator☆75Updated 3 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,132Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆635Updated 3 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆816Updated 2 months ago
- Modular hardware build system☆1,063Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- An Open-source FPGA IP Generator☆984Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆363Updated 2 weeks ago
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆229Updated last year