RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆599Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆429Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆383Updated last week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆649Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆451Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆739Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆304Updated 2 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆326Updated last month
- ☆368Updated 2 years ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆223Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆544Updated this week
- OpenSTA engine☆539Updated last month
- An open-source static random access memory (SRAM) compiler.☆985Updated 2 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆370Updated 10 months ago
- FOSS Flow For FPGA☆417Updated last year
- https://caravel-user-project.readthedocs.io☆225Updated 10 months ago
- SystemVerilog to Verilog conversion☆693Updated last month
- An abstraction library for interfacing EDA tools☆737Updated 3 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,183Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆682Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,036Updated this week
- Modular hardware build system☆1,119Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆419Updated 2 weeks ago
- The Xyce™ Parallel Electronic Simulator☆110Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆432Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆485Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated this week
- A list of resources related to the open-source FPGA projects☆435Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Updated 5 months ago
- Book repository "Analysis and Design of Elementary MOS Amplifier Stages"☆371Updated 2 weeks ago