RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆543Updated last week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆382Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- An open-source static random access memory (SRAM) compiler.☆906Updated 2 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- OpenSTA engine☆470Updated 2 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated last week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆399Updated 2 years ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆455Updated 3 weeks ago
- ☆323Updated 2 years ago
- FOSS Flow For FPGA☆389Updated 4 months ago
- https://caravel-user-project.readthedocs.io☆199Updated 3 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆500Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆782Updated 3 weeks ago
- A list of resources related to the open-source FPGA projects☆411Updated 2 years ago
- SystemVerilog to Verilog conversion☆630Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆399Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆690Updated 3 weeks ago
- Modular hardware build system☆998Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆619Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆623Updated 2 years ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆579Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated this week
- Common SystemVerilog components☆623Updated this week