RTimothyEdwards / magic
Magic VLSI Layout Tool
☆518Updated 3 weeks ago
Alternatives and similar repositories for magic:
Users that are interested in magic are comparing it to the libraries listed below
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆366Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆311Updated last month
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆486Updated this week
- OpenSTA engine☆441Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆202Updated 4 months ago
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆275Updated 3 weeks ago
- An open-source static random access memory (SRAM) compiler.☆881Updated 4 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆386Updated last year
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆320Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆669Updated last week
- ☆314Updated last year
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆386Updated this week
- FOSS Flow For FPGA☆376Updated 2 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆439Updated last week
- https://caravel-user-project.readthedocs.io☆193Updated 3 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,062Updated last week
- ☆287Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆667Updated 2 weeks ago
- Common SystemVerilog components☆587Updated 2 weeks ago
- The Xyce™ Parallel Electronic Simulator☆36Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆601Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆633Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆429Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆724Updated this week
- A High-performance Timing Analysis Tool for VLSI Systems☆594Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago
- lowRISC Style Guides☆400Updated 6 months ago