RTimothyEdwards / magic
Magic VLSI Layout Tool
☆518Updated 3 weeks ago
Alternatives and similar repositories for magic:
Users that are interested in magic are comparing it to the libraries listed below
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆312Updated last month
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆366Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- An open-source static random access memory (SRAM) compiler.☆881Updated 4 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆490Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆320Updated 3 weeks ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆202Updated 4 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆275Updated 3 weeks ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆387Updated last year
- An abstraction library for interfacing EDA tools☆669Updated last week
- OpenSTA engine☆441Updated 3 weeks ago
- https://caravel-user-project.readthedocs.io☆193Updated 3 weeks ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆443Updated this week
- ☆314Updated last year
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆390Updated this week
- FOSS Flow For FPGA☆376Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated 2 weeks ago
- ☆289Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆389Updated last month
- A Linux-capable RISC-V multicore for and by the world☆669Updated 2 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,066Updated this week
- GDS3D is an application that can interpret so called IC layouts and render them in 3D. The program accepts standard GDSII files as input …☆217Updated 7 months ago
- A huge VHDL library for FPGA development☆380Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆431Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,441Updated 3 weeks ago
- Common SystemVerilog components☆590Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago