RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆588Updated last week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆424Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆637Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆374Updated this week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆321Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆444Updated 2 years ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆707Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆301Updated last month
- OpenSTA engine☆527Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆221Updated last year
- An open-source static random access memory (SRAM) compiler.☆966Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆523Updated this week
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆364Updated 9 months ago
- ☆364Updated 2 years ago
- FOSS Flow For FPGA☆413Updated 10 months ago
- An abstraction library for interfacing EDA tools☆724Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆677Updated last week
- https://caravel-user-project.readthedocs.io☆223Updated 9 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,174Updated this week
- The Xyce™ Parallel Electronic Simulator☆103Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆480Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆427Updated 2 months ago
- A list of resources related to the open-source FPGA projects☆433Updated 3 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆674Updated 2 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆414Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,643Updated 2 months ago
- Modular hardware build system☆1,108Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆866Updated last week
- A High-performance Timing Analysis Tool for VLSI Systems☆676Updated 4 months ago
- VHDL synthesis (based on ghdl)☆353Updated last month