RTimothyEdwards / magicLinks
Magic VLSI Layout Tool
☆543Updated this week
Alternatives and similar repositories for magic
Users that are interested in magic are comparing it to the libraries listed below
Sorting:
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆388Updated 2 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆329Updated 3 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆557Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 7 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 3 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆519Updated this week
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- ☆331Updated 2 years ago
- OpenSTA engine☆480Updated this week
- SystemVerilog to Verilog conversion☆639Updated last month
- An abstraction library for interfacing EDA tools☆696Updated last week
- FOSS Flow For FPGA☆389Updated 5 months ago
- https://caravel-user-project.readthedocs.io☆202Updated 4 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,112Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆457Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆625Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,514Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆395Updated last week
- An Open-source FPGA IP Generator☆922Updated last week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,300Updated this week
- A list of resources related to the open-source FPGA projects☆413Updated 2 years ago
- The Xyce™ Parallel Electronic Simulator☆66Updated 3 weeks ago