MaxMorning / Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDLView on GitHub
Digital Logic Lecture Final Project in the first term of year 2020-21
☆11Jan 25, 2021Updated 5 years ago
Alternatives and similar repositories for Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL
Users that are interested in Handwritting-number-distinguishing-with-DNN-by-Nexys-4-DDR-in-Verilog-HDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- System Verilog using Functional Verification☆12Apr 8, 2024Updated 2 years ago
- [TPAMI'2023]Knowledge-enriched Attention Network with Group-wise Semantic for Visual Storytelling☆11Jan 3, 2023Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 算法刷题记录和常见模版☆16Mar 26, 2025Updated last year
- EE 287 2012 Fall☆34Mar 11, 2013Updated 13 years ago
- ☆17Oct 3, 2016Updated 10 years ago
- The open-source agentic RTL IDE☆22Updated this week
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- 济勤大一下沈坚的高程作业。不支持复制粘贴，被查重了不怪我哈。希望帮助到扣头想不出作业的同学☆10Mar 17, 2025Updated last year
- 同济大学系统安全评估与应用安全实验课程设计（网络扫描系统，2023）A project of the System Security Assessment and Application Security Experimental Course at Tongji Univ…☆11Jun 2, 2024Updated 2 years ago
- ☆11Nov 5, 2019Updated 6 years ago
- [TCSVT'22]Meta-Learning Based Incremental Few-Shot Object Detection☆25Sep 14, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V OpenWrt Port☆17Oct 30, 2018Updated 8 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 7 years ago
- Professor: C.H. Yang☆11Oct 6, 2026Updated 3 weeks ago
- ☆16Mar 27, 2024Updated 2 years ago
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- a hardware task scheduler design☆10Sep 14, 2022Updated 4 years ago
- maskcnn_benchmark based on mobilenetv2☆12Nov 11, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Signal generator designed with Nexy4 FPGA☆13May 14, 2023Updated 3 years ago
- Repository for RTL building blocks #100daysofrtl VERILOG VHDL System Verilog☆14Jun 3, 2024Updated 2 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- this repo contains matlab files associated with digital signal processing☆10Dec 18, 2014Updated 11 years ago
- 网络流量大小预测(基于Abilene数据库)☆13Apr 10, 2020Updated 6 years ago
- 使用肤色颜色空间建模+连通域处理及分析和Harr-cascade 方法进行人脸检测。1建立多种肤色模型，结合数学形态学滤波，完成人脸检测； 2利用Matlab 自带的计算机视觉系统工具箱实现单人及多人的人脸检测。☆13Nov 23, 2018Updated 7 years ago
- Projects done for Advanced Digital Design with Verilog. Examples include code for applications like Sobel Edge Detection and DTMF generat…☆12Sep 10, 2018Updated 8 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Drastically Reducing the Number of Trainable Parameters in Deep CNNs by Inter-layer Kernel-sharing☆16Mar 28, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ACM Class 2017 Computer Architecture☆10Jan 11, 2018Updated 8 years ago
- 物联网工程毕业设计-智能家居项目程序源码☆11Nov 4, 2019Updated 6 years ago
- ☆16Sep 26, 2022Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- GCAGC, CVPR2020, GCAGC-Inst, TMM2021. Adaptive Graph Convolutional Network with Attention Graph Clustering for Co-saliency Detection☆38Jul 27, 2021Updated 5 years ago
- This a complete and fully working Viola-Jones face detection algorithm described in VHDL and verified on the DE2-115 FPGA board.☆49Feb 22, 2017Updated 9 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago