akukulanski / cnn
This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to make good use of the tools I enjoy the most for digital design. These include nmigen, cocotb, yosys, icarus verilog, gtkwave.
☆13Updated 4 years ago
Alternatives and similar repositories for cnn:
Users that are interested in cnn are comparing it to the libraries listed below
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- APB Logic☆17Updated 4 months ago
- Reconfigurable Binary Engine☆16Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆30Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 9 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆13Updated this week
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆28Updated 12 years ago
- NoC based MPSoC☆10Updated 10 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆11Updated 5 years ago
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆10Updated 10 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- ☆26Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 8 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Systolic-array based Deep Learning Accelerator generator☆24Updated 4 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago