This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to make good use of the tools I enjoy the most for digital design. These include nmigen, cocotb, yosys, icarus verilog, gtkwave.
☆12Jul 12, 2020Updated 6 years ago
Alternatives and similar repositories for cnn
Users that are interested in cnn are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- A CNN-based hardware digit/image recognition module designed on PyTorch and then implemented with Verilog on FPGA☆22Oct 17, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- A naive implementation of the true-peak measure as described in ITU-R BS.1770-3☆10Sep 1, 2013Updated 13 years ago
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- ☆17Sep 24, 2026Updated last month
- DOOM OS w/ sound generator improvements☆21Oct 25, 2026Updated last week
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆18Sep 10, 2026Updated last month
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- The goal of this design is to use the PYNQ-Z2 development board to design a general convolution neural network accelerator. And through r…☆12Sep 30, 2020Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆19Feb 27, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- 《人工智能法规、伦理与社会影响》书稿☆14Aug 28, 2021Updated 5 years ago
- REST Object Detection on Coral's EdgeTPU☆13Aug 26, 2020Updated 6 years ago
- ☆14Jun 28, 2022Updated 4 years ago
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆22Sep 11, 2026Updated last month
- Rust Test Bench - write HDL tests in Rust.☆27Nov 28, 2022Updated 3 years ago
- Python code to show how a systolic array works. Written for https://medium.com/@antonpaquin/whats-inside-a-tpu-c013eb51973e☆29Jun 8, 2018Updated 8 years ago
- VHDL related news.☆27Updated this week
- ☆14Mar 30, 2026Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A repository to experiment on the Elektron DN2 firmware☆23Updated this week
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆38May 27, 2021Updated 5 years ago
- Implement SSD and FaceNet on Edge TPU Accelerator☆20Nov 11, 2019Updated 6 years ago
- A general framework for optimizing DNN dataflow on systolic array☆40Jan 2, 2021Updated 5 years ago
- The code for AIM2022 compressed image super-resolution☆11Nov 30, 2022Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆21Aug 14, 2026Updated 2 months ago
- ☆45Jan 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 6 years ago
- Face recognition with loss of softmax, sphereface, cosface, arcface in pytorch of python3☆10Apr 27, 2020Updated 6 years ago
- ☆12Apr 15, 2024Updated 2 years ago
- Full duplex sdr from two esp32☆30Oct 2, 2026Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 5 years ago
- Face recognition using Tensorflow☆11Nov 6, 2018Updated 7 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago