akukulanski / cnnLinks
This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to make good use of the tools I enjoy the most for digital design. These include nmigen, cocotb, yosys, icarus verilog, gtkwave.
☆12Updated 5 years ago
Alternatives and similar repositories for cnn
Users that are interested in cnn are comparing it to the libraries listed below
Sorting:
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Updated 5 years ago
- NoC based MPSoC☆11Updated 11 years ago
- PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications☆43Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- ☆29Updated 6 years ago
- CNN accelerator☆29Updated 8 years ago
- ☆15Updated 3 years ago
- ☆10Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- APB Logic☆23Updated 3 weeks ago
- Tensor Processing Unit implementation in Verilog☆13Updated 10 months ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆18Updated 3 months ago
- DMA controller for CNN accelerator☆14Updated 8 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Updated 2 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- ☆31Updated 5 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Updated 4 years ago
- [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores☆11Updated 4 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- ☆40Updated 6 years ago
- Xilinx AXI VIP example of use☆43Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago