yayouz / CNN-acceleratorLinks
DMA controller for CNN accelerator
☆14Updated 8 years ago
Alternatives and similar repositories for CNN-accelerator
Users that are interested in CNN-accelerator are comparing it to the libraries listed below
Sorting:
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- ☆10Updated 5 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆27Updated 5 years ago
- ☆36Updated 6 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆14Updated 2 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated 11 months ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆38Updated last year
- A systolic array matrix multiplier☆25Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆19Updated 6 years ago
- ☆26Updated 4 years ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆17Updated 4 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago