yayouz / CNN-acceleratorLinks
DMA controller for CNN accelerator
☆14Updated 8 years ago
Alternatives and similar repositories for CNN-accelerator
Users that are interested in CNN-accelerator are comparing it to the libraries listed below
Sorting:
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- ☆10Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- ☆37Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- ☆20Updated 2 years ago
- ☆15Updated 3 years ago
- ☆14Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- ☆26Updated 4 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆15Updated last year
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- xkDLA:XinKai Deep Learning Accelerator (RTL)☆39Updated last year
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 7 months ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- ☆27Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- ☆30Updated 5 years ago