yayouz / CNN-acceleratorLinks
DMA controller for CNN accelerator
☆14Updated 8 years ago
Alternatives and similar repositories for CNN-accelerator
Users that are interested in CNN-accelerator are comparing it to the libraries listed below
Sorting:
- RTL code for the DPU chip designed for irregular graphs☆13Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 3 years ago
- CNN accelerator using NoC architecture☆17Updated 7 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆16Updated 5 years ago
- ☆11Updated 5 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Updated 7 years ago
- ☆29Updated 6 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- ☆15Updated 3 years ago
- ☆40Updated 6 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆20Updated 8 years ago
- Hardware accelerator for convolutional neural networks☆63Updated 3 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆15Updated 3 years ago
- Template for project1 TPU☆22Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆39Updated 8 years ago
- RTL code of some arbitration algorithm☆15Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆23Updated 2 years ago
- ☆14Updated 2 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- 使用FPGA实现CNN模型☆15Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 4 years ago
- ☆20Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Updated last year
- HLS for Networks-on-Chip☆39Updated 4 years ago