DMA controller for CNN accelerator
☆14May 22, 2017Updated 8 years ago
Alternatives and similar repositories for CNN-accelerator
Users that are interested in CNN-accelerator are comparing it to the libraries listed below
Sorting:
- ☆16Apr 21, 2019Updated 6 years ago
- ☆11May 8, 2022Updated 3 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated last year
- RTL code for the DPU chip designed for irregular graphs☆13May 30, 2022Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Direct Access Memory for MPSoC☆13Updated this week
- commit rtl and build cosim env☆15Feb 15, 2024Updated 2 years ago
- Sparse CNN Accelerator targeting Intel FPGA☆12Aug 26, 2021Updated 4 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆39Sep 21, 2021Updated 4 years ago
- AES☆15Oct 4, 2022Updated 3 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- DMA Hardware Description with Verilog☆19Dec 20, 2019Updated 6 years ago
- 包括同步FIFO（输入输出位宽相同），异步FIFO（输入输出位宽相同），异步FIFO（能实现输出数据位宽是输入数据位宽的1/2或2倍）☆23Nov 7, 2022Updated 3 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- Wraps the NVDLA project for Chipyard integration☆22Sep 2, 2025Updated 6 months ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 5 years ago
- A MCU implementation based PODES-M0O☆19Jan 31, 2020Updated 6 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 7 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Implementation of the PCIe physical layer☆61Jul 11, 2025Updated 7 months ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆28Nov 21, 2019Updated 6 years ago
- AHB DMA 32 / 64 bits☆59Jul 17, 2014Updated 11 years ago
- A CNN accelerator design inspired by MIT Eyeriss project☆20Aug 14, 2021Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- FPGA implementation of Chinese SM4 encryption algorithm.☆58Mar 11, 2018Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆27Dec 15, 2021Updated 4 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- ☆35Jun 9, 2022Updated 3 years ago