Xilinx / ResNet50-PYNQLinks
Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
☆59Updated 3 years ago
Alternatives and similar repositories for ResNet50-PYNQ
Users that are interested in ResNet50-PYNQ are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆53Updated 4 years ago
- Vitis HLS Library for FINN☆205Updated 3 weeks ago
- ☆58Updated 5 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- ☆71Updated 5 years ago
- ☆34Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆44Updated 11 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- An FPGA Accelerator for Transformer Inference☆88Updated 3 years ago
- ☆72Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- ☆65Updated 6 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 9 months ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆49Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- IC implementation of TPU☆128Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago