Xilinx / ResNet50-PYNQLinks
Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
☆59Updated 3 years ago
Alternatives and similar repositories for ResNet50-PYNQ
Users that are interested in ResNet50-PYNQ are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- ☆60Updated 5 years ago
- Vitis HLS Library for FINN☆208Updated last week
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 4 years ago
- Train and deploy LUT-based neural networks on FPGAs☆98Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year
- ☆71Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆35Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆72Updated 2 years ago
- Library of approximate arithmetic circuits☆55Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆26Updated 3 years ago
- ☆68Updated 6 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆91Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆30Updated 10 months ago
- Verilog implementation of Softmax function☆70Updated 3 years ago
- ☆30Updated 6 months ago
- IC implementation of TPU☆132Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago