Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
☆60Nov 23, 2021Updated 4 years ago
Alternatives and similar repositories for ResNet50-PYNQ
Users that are interested in ResNet50-PYNQ are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Vitis HLS Library for FINN☆218Feb 25, 2026Updated last month
- Dataflow QNN inference accelerator examples on FPGAs☆251Mar 10, 2026Updated last month
- Dataflow compiler for QNN inference on FPGAs☆967Apr 3, 2026Updated last week
- DPU on PYNQ☆246Aug 12, 2025Updated 7 months ago
- Train and deploy LUT-based neural networks on FPGAs☆111Jun 12, 2024Updated last year
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆103Jun 30, 2025Updated 9 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- ☆72Feb 16, 2023Updated 3 years ago
- ☆10Mar 20, 2021Updated 5 years ago
- Deployment of Deep learning Image Super-Resolution Models in Xilinx Zynq MPSoC ZCU102☆19May 30, 2020Updated 5 years ago
- ☆37Jun 1, 2022Updated 3 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆35Oct 4, 2023Updated 2 years ago
- ☆13Aug 14, 2023Updated 2 years ago
- The Riallto Open Source Project from AMD☆85Apr 10, 2025Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Introductory examples for using PYNQ with Alveo☆54Mar 14, 2023Updated 3 years ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆17Dec 29, 2024Updated last year
- ☆19Sep 15, 2021Updated 4 years ago
- ☆65May 6, 2020Updated 5 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Apr 28, 2020Updated 5 years ago
- Source files for Getting to Know Vivado course☆19Sep 2, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Jupyter notebook examples on image classification with quantized neural networks☆70May 5, 2020Updated 5 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆22Dec 3, 2025Updated 4 months ago
- Brevitas: neural network quantization in PyTorch☆1,512Updated this week
- Open Source Compiler Framework using ONNX as Frontend and IR☆33Aug 17, 2022Updated 3 years ago
- Binary Neural Network-based COVID-19 Face-Mask Wear and Positioning Predictor on Edge Devices☆12Jul 1, 2021Updated 4 years ago
- A research shell for Alveo V80☆30Apr 1, 2026Updated last week
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- [FPGA 2020] Open sourced implementation for the ACM/SIGDA FPGA '20 paper titled "GraphACT: Accelerating GCN Training on CPU-FPGA Heteroge…☆19Mar 6, 2021Updated 5 years ago
- ☆30Apr 26, 2019Updated 6 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆18Jan 22, 2025Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆379Jan 20, 2025Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- muSYCL, the SYCL musical!☆13Aug 25, 2024Updated last year
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Nov 7, 2019Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆149Dec 25, 2019Updated 6 years ago