Xilinx / ResNet50-PYNQLinks
Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
☆60Updated 4 years ago
Alternatives and similar repositories for ResNet50-PYNQ
Users that are interested in ResNet50-PYNQ are comparing it to the libraries listed below
Sorting:
- An HLS based winograd systolic CNN accelerator☆54Updated 4 years ago
- An LSTM template and a few examples using Vivado HLS☆46Updated last year
- Train and deploy LUT-based neural networks on FPGAs☆105Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆47Updated last year
- ☆64Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- Vitis HLS Library for FINN☆210Updated this week
- ☆72Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆95Updated 4 years ago
- ☆71Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆90Updated 5 years ago
- ☆35Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- ☆71Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆28Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆92Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆54Updated last year
- Library of approximate arithmetic circuits☆61Updated 3 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆204Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- Verilog implementation of Softmax function☆78Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆69Updated 6 years ago
- Systolic-array based Deep Learning Accelerator generator☆27Updated 5 years ago