Xilinx / ResNet50-PYNQ
Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
☆52Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ResNet50-PYNQ
- ☆69Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Vitis HLS Library for FINN☆181Updated last week
- An LSTM template and a few examples using Vivado HLS☆42Updated 6 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- ☆83Updated 5 months ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- ☆70Updated last year
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Verilog implementation of Softmax function☆48Updated 2 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆87Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆60Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- ☆55Updated 4 years ago
- ☆32Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆35Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- ☆24Updated 2 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture☆124Updated 2 weeks ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆26Updated 2 years ago
- IC implementation of TPU☆86Updated 4 years ago
- Compact LSTM inference kernel (CLINK) designed in C/HLS for FPGA implementation.☆17Updated 5 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆21Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago