SystemVerilog parser library fully compliant with IEEE 1800-2017
☆477Jun 10, 2026Updated last month
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- SystemVerilog language server☆582Updated this week
- SystemVerilog compiler and language services☆1,089Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Code generation tool for control and status registers☆462Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A dependency management tool for hardware projects.☆379Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆560Updated this week
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Hardware Description Languages☆1,162Jul 9, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- SystemVerilog grammar for tree-sitter☆122Nov 11, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆985Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,612Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- Common SystemVerilog components☆766Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,188Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆838May 14, 2026Updated 2 months ago