Alternatives and similar repositories for sv-parser

Users that are interested in sv-parser are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆357Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆342Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆416Updated last week
• dalance / svls
  SystemVerilog language server
  ☆525Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆421Updated 3 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆319Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆257Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆229Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆602Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆303Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆524Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆663Updated 2 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆467Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆825Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 6 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 7 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 5 months ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆422Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆181Updated 9 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆270Updated 4 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• phanrahan / magma
  magma circuits
  ☆261Updated 10 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆710Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆590Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆281Updated this week
• PyHDI / Pyverilog
  Python-based Hardware Design Processing Toolkit for Verilog HDL
  ☆742Updated last year