SystemVerilog parser library fully compliant with IEEE 1800-2017
☆471Mar 30, 2026Updated last month
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- SystemVerilog language server☆575Apr 2, 2026Updated last month
- SystemVerilog compiler and language services☆1,039Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Test suite designed to check compliance with the SystemVerilog standard.☆375May 13, 2026Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated last week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆790Jun 15, 2024Updated last year
- The UVM written in Python☆538Apr 27, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,604May 12, 2026Updated last week
- Veryl: A Modern Hardware Description Language☆935Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆145Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆509May 12, 2026Updated last week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,443Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆747May 7, 2026Updated last week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,172Feb 21, 2026Updated 2 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week