Alternatives and similar repositories for sv-parser:

Users that are interested in sv-parser are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆308Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆382Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆372Updated 3 weeks ago
• dalance / svls
  SystemVerilog language server
  ☆497Updated last week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆246Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆598Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆210Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆459Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆156Updated 2 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆288Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆558Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆282Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆397Updated 5 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆690Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆134Updated 3 weeks ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆172Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆429Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆410Updated 2 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆180Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆388Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆249Updated last month
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆276Updated 5 years ago
• svunit / svunit
  ☆195Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆375Updated 2 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆198Updated 4 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆246Updated 4 months ago