Alternatives and similar repositories for sv-parser:

Users that are interested in sv-parser are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• dalance / svls
  SystemVerilog language server
  ☆491Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆381Updated 2 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆245Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆363Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆590Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆455Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆209Updated 3 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆550Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆133Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆679Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆288Updated 5 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆426Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆401Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• phanrahan / magma
  magma circuits
  ☆255Updated 4 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆663Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆520Updated 2 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆491Updated last week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆255Updated last year
• svunit / svunit
  ☆195Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆592Updated 2 years ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated 2 months ago