Alternatives and similar repositories for sv-parser:

Users that are interested in sv-parser are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆337Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆310Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆383Updated last week
• dalance / svls
  SystemVerilog language server
  ☆499Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆249Updated 2 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆375Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆213Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆606Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆469Updated last month
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆289Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆702Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆435Updated 2 weeks ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆136Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆287Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆529Updated last month
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆268Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆182Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆402Updated 6 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,499Updated last month
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆267Updated last week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆174Updated 3 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆157Updated 3 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆671Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆511Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆276Updated 5 years ago
• ucb-bar / berkeley-hardfloat
  ☆310Updated 6 months ago