SystemVerilog parser library fully compliant with IEEE 1800-2017
☆472Mar 30, 2026Updated 2 months ago
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- SystemVerilog language server☆574Updated this week
- SystemVerilog compiler and language services☆1,060Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,854Mar 13, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆734Mar 28, 2026Updated 2 months ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A SystemVerilog Language Server☆202Nov 30, 2025Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- Code generation tool for control and status registers☆463May 30, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A dependency management tool for hardware projects.☆374Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆257May 31, 2026Updated last week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆796Jun 15, 2024Updated last year
- The UVM written in Python☆545Jun 2, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Hardware Description Languages☆1,149Apr 6, 2026Updated 2 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,399Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog grammar for tree-sitter☆116Nov 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,654Updated this week
- Veryl: A Modern Hardware Description Language☆952Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆755Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,591Jun 1, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,179Feb 21, 2026Updated 3 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 3 weeks ago