SystemVerilog parser library fully compliant with IEEE 1800-2017
☆481Jun 10, 2026Updated 2 months ago
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- SystemVerilog language server☆583Updated this week
- SystemVerilog compiler and language services☆1,124Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,921Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A dependency management tool for hardware projects.☆388Aug 20, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆568Updated this week
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- Hardware Description Languages☆1,169Jul 9, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,885Updated this week
- SystemVerilog grammar for tree-sitter☆123Nov 11, 2024Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- Veryl: A Modern Hardware Description Language☆1,027Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆542Aug 5, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,715Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆15Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,668Updated this week
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,195Aug 18, 2026Updated last week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago