Alternatives and similar repositories for sv-parser

Users that are interested in sv-parser are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆354Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆336Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆403Updated this week
• dalance / svls
  SystemVerilog language server
  ☆520Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆314Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆410Updated 2 weeks ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆800Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆516Updated 5 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆256Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆642Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆463Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆653Updated last month
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆224Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆593Updated last week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆300Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆178Updated 3 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆705Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆445Updated last month
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 5 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆180Updated 8 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆292Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆206Updated 4 months ago
• VHDL-LS / rust_hdl
  ☆416Updated last month
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆265Updated 3 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆443Updated 3 weeks ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆605Updated 3 years ago
• ucb-bar / berkeley-hardfloat
  ☆334Updated 10 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆628Updated last week
• phanrahan / magma
  magma circuits
  ☆261Updated 9 months ago