SystemVerilog parser library fully compliant with IEEE 1800-2017
☆470Mar 30, 2026Updated last month
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- SystemVerilog language server☆574Apr 2, 2026Updated 3 weeks ago
- SystemVerilog compiler and language services☆1,014Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A SystemVerilog Language Server☆196Nov 30, 2025Updated 4 months ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 9 months ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆788Jun 15, 2024Updated last year
- The UVM written in Python☆534Apr 20, 2026Updated last week
- An abstraction library for interfacing EDA tools☆762Updated this week
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆433Apr 20, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Veryl: A Modern Hardware Description Language☆921Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆144Apr 9, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,416Updated this week
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Common SystemVerilog components☆738Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,169Feb 21, 2026Updated 2 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Apr 13, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago