SystemVerilog parser library fully compliant with IEEE 1800-2017
☆475Jun 10, 2026Updated 2 weeks ago
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- SystemVerilog language server☆579Jun 22, 2026Updated last week
- SystemVerilog compiler and language services☆1,076Jun 22, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆737Mar 28, 2026Updated 3 months ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 6 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- Code generation tool for control and status registers☆464May 30, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A dependency management tool for hardware projects.☆378Jun 22, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Jun 17, 2026Updated last week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago
- The UVM written in Python☆556Updated this week
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- Hardware Description Languages☆1,157Apr 6, 2026Updated 2 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- cocotb: Python-based chip (RTL) verification☆2,422Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog grammar for tree-sitter☆117Nov 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆670Jun 16, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,700Updated this week
- Veryl: A Modern Hardware Description Language☆960Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆146Jun 17, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆522Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,553Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Common SystemVerilog components☆762Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,603Jun 22, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,182Feb 21, 2026Updated 4 months ago
- Native Rust implementation of the FST waveform format from GTKWave.☆14Jun 4, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated last week