SystemVerilog parser library fully compliant with IEEE 1800-2017
☆463Nov 4, 2025Updated 3 months ago
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- SystemVerilog compiler and language services☆961Updated this week
- SystemVerilog language server☆560Feb 20, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- A dependency management tool for hardware projects.☆347Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆771Jun 15, 2024Updated last year
- The UVM written in Python☆502Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- SystemVerilog grammar for tree-sitter☆113Nov 11, 2024Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆140Feb 18, 2026Updated last week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆427Apr 20, 2022Updated 3 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,293Updated this week
- ☆104Jun 27, 2022Updated 3 years ago
- Veryl: A Modern Hardware Description Language☆893Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- Native Rust implementation of the FST waveform format from GTKWave.☆13Jan 20, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Common SystemVerilog components☆712Feb 6, 2026Updated 3 weeks ago