SystemVerilog parser library fully compliant with IEEE 1800-2017
☆483Jun 10, 2026Updated 4 months ago
Alternatives and similar repositories for sv-parser
Users that are interested in sv-parser are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,173Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- The UVM written in Python☆572Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,042Updated this week
- Veryl: A Modern Hardware Description Language☆1,051Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Yosys Open SYnthesis Suite☆4,855Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- Circuit IR Compilers and Tools☆2,269Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆53Jan 13, 2021Updated 5 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week