A curated list of awesome HDL, libraries, typical implementation and references.
☆39Oct 19, 2016Updated 10 years ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- ☆10Oct 19, 2017Updated 9 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- A curated list of awesome open source hardware design tools☆92Jun 20, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An awesome curated list of languages and tools to program FPGAs☆76Jun 22, 2022Updated 4 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 7 years ago
- A list of resources for metadata tools, standards and/or development☆12Jun 20, 2018Updated 8 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆20Jan 3, 2019Updated 7 years ago
- A simplified i2s interface taken from OpenCores' I2S Interface. Aimed for Altera Avalon Streaming interface.☆11May 3, 2014Updated 12 years ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆124Oct 2, 2019Updated 7 years ago
- Low level arithmetic primitives in RTL☆25Apr 3, 2020Updated 6 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- ☆17Nov 25, 2017Updated 8 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Standard and Curated cores, tested and working.☆12Dec 29, 2022Updated 3 years ago
- List of FPGA Lattice boards using open tools☆363Sep 27, 2026Updated last month
- A collection of resources on FPGA devices and development in general☆401May 25, 2017Updated 9 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- courses to learn VHDL☆16Mar 14, 2022Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Fiber-based SystemVerilog Simulator.☆25Jul 29, 2022Updated 4 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SCons (make-like) scripts for building FPGA code with Xilinx tools☆18Jul 16, 2012Updated 14 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆155Mar 17, 2023Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆72Feb 13, 2025Updated last year
- ☆33Jul 15, 2026Updated 3 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆25Oct 16, 2026Updated 3 weeks ago
- OSVVM Documentation☆39Oct 4, 2026Updated last month
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fixed-point math library with VHDL, Python and MATLAB support☆38Aug 12, 2026Updated 2 months ago
- Real Digital Vivado IP Library☆10Nov 13, 2022Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- ☆21Mar 5, 2023Updated 3 years ago
- 『컴퓨터 시스템 딥 다이브』(한빛미디어, 2023) 예제 코드 저장소입니다.☆10Dec 28, 2023Updated 2 years ago
- This is a stand-alone Verilog IDE derived from a QtCreator 3.6.1 subset featuring the VerilogCreator plugin☆20Aug 8, 2022Updated 4 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 7 months ago