fukatani / awesome-hdlView external linksLinks
A curated list of awesome HDL, libraries, typical implementation and references.
☆37Oct 19, 2016Updated 9 years ago
Alternatives and similar repositories for awesome-hdl
Users that are interested in awesome-hdl are comparing it to the libraries listed below
Sorting:
- A curated list of awesome resources for HDL design and verification☆169Updated this week
- An awesome curated list of languages and tools to program FPGAs☆73Jun 22, 2022Updated 3 years ago
- ☆10Oct 19, 2017Updated 8 years ago
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆591Jan 3, 2026Updated last month
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆33May 17, 2020Updated 5 years ago
- A curated list of awesome open source hardware design tools☆85Jun 20, 2025Updated 7 months ago
- Low level arithmetic primitives in RTL☆23Apr 3, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- Collections and tutorials for ROCm☆31May 25, 2025Updated 8 months ago
- A curated list of awesome IBM Cloud SDKs, open source repositories, tools, blogs and other resources.☆103Jul 5, 2021Updated 4 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Code and models of the paper "FPGA accelerator for Gradient Boosting Decision Trees".☆15Feb 4, 2021Updated 5 years ago
- My Awesome List of anything cool that my curious mind finds interesting☆32Jul 8, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- SystemVerilog Logger☆19Sep 30, 2025Updated 4 months ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Jan 25, 2022Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Rapid prototyping HTTP toolkit based on Netty. Supports container-style jars, multi-hosting, REST primitives.☆19Jul 14, 2013Updated 12 years ago
- Racket bindings for Z3☆20Aug 7, 2012Updated 13 years ago
- A bit-serial CPU☆20Sep 29, 2019Updated 6 years ago
- Wishbone controlled I2C controllers☆57Nov 12, 2024Updated last year
- spi memory controller☆22Jan 5, 2017Updated 9 years ago
- List of FPGA Lattice boards using open tools☆349Jun 22, 2025Updated 7 months ago
- A curated list of various learning resources for computer graphics on mobile devices.☆115Oct 19, 2025Updated 3 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago
- Library of FPGA architectures☆30Jan 6, 2026Updated last month
- VHDL library of high abstraction level synthesizable mathematical functions for multiplication, division and sin/cos functionalities and …☆23Oct 29, 2025Updated 3 months ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Docker Development Environment for SpinalHDL☆20Aug 8, 2024Updated last year
- ☆58Mar 31, 2025Updated 10 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆34Oct 15, 2025Updated 4 months ago
- Simple RISC-V processor for FPGAs☆21Apr 18, 2023Updated 2 years ago
- ☆29Feb 20, 2024Updated last year