fukatani / awesome-hdl
A curated list of awesome HDL, libraries, typical implementation and references.
☆37Updated 8 years ago
Alternatives and similar repositories for awesome-hdl:
Users that are interested in awesome-hdl are comparing it to the libraries listed below
- A curated list of awesome resources for HDL design and verification☆146Updated last week
- OSVVM Documentation☆33Updated last month
- ☆57Updated 3 years ago
- Announcements related to Verilator☆39Updated 4 years ago
- Open source ISS and logic RISC-V 32 bit project☆43Updated 4 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆76Updated 5 months ago
- FuseSoC standard core library☆129Updated last month
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆39Updated last year
- Wishbone interconnect utilities☆39Updated last month
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆80Updated 5 years ago
- FPGA tool performance profiling☆102Updated last year
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆62Updated last week
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- hardware library for hwt (= ipcore repo)☆37Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- Streaming based VHDL parser.☆81Updated 8 months ago
- A simple DDR3 memory controller☆54Updated 2 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆87Updated 5 years ago
- Doxygen with verilog support☆37Updated 6 years ago
- FPGA and Digital ASIC Build System☆74Updated this week
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- Playing around with Formal Verification of Verilog and VHDL☆55Updated 4 years ago
- A curated list of awesome open source hardware design tools☆76Updated 4 months ago
- A reference book on System-on-Chip Design☆25Updated 11 months ago
- ☆37Updated 3 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆87Updated 5 years ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆58Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆208Updated 4 months ago