TM90 / awesome-hwd-toolsLinks
A curated list of awesome open source hardware design tools
☆84Updated 5 months ago
Alternatives and similar repositories for awesome-hwd-tools
Users that are interested in awesome-hwd-tools are comparing it to the libraries listed below
Sorting:
- A curated list of awesome resources for HDL design and verification☆164Updated last week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Updated 9 years ago
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆104Updated last year
- ☆63Updated 4 years ago
- ☆94Updated 6 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆144Updated 2 years ago
- ☆364Updated 2 years ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 weeks ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆219Updated 3 weeks ago
- List of FPGA Lattice boards using open tools☆340Updated 5 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆66Updated 2 weeks ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- Learning to do things with the Skywater 130nm process☆88Updated 5 years ago
- ☆85Updated 3 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆103Updated 10 months ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆75Updated 8 months ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Updated 5 years ago
- Hardware Design Tool - Mixed Signal Simulation with Verilog☆88Updated 11 months ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆11Updated last week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆160Updated last year
- Second life for FPGA boards which can be repurposed to DYI/Hobby projects ..............................................................…☆98Updated 4 years ago
- Framework Open EDA Gui☆73Updated last year
- A Python package to use FPGA development tools programmatically.☆143Updated 8 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆126Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆63Updated 2 years ago
- hardware library for hwt (= ipcore repo)☆43Updated last month
- SiliconCompiler Design Gallery☆52Updated last week
- XCircuit circuit drawing and schematic capture tool☆129Updated last month