The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆481May 7, 2026Updated 2 weeks ago
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 7 months ago
- A hardware component library developed with ROHD.☆113May 3, 2026Updated 2 weeks ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29Jun 17, 2025Updated 11 months ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Circuit IR Compilers and Tools☆2,129Updated this week
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 10 months ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- The UVM written in Python☆538Apr 27, 2026Updated 3 weeks ago
- Communication framework for RTL simulation and emulation.☆311May 5, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- ☆21Apr 15, 2026Updated last month
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆106May 3, 2026Updated 2 weeks ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,492Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆304Updated this week
- A curated list of awesome resources for HDL design and verification☆173May 15, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,443May 15, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year