intel / rohdLinks
The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆438Updated last week
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below
Sorting:
- A hardware component library developed with ROHD.☆97Updated this week
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆43Updated 6 months ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆23Updated last month
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆338Updated 4 months ago
- CORE-V Family of RISC-V Cores☆278Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆221Updated 3 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- FOSS Flow For FPGA☆397Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆399Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 8 months ago
- SystemRDL 2.0 language compiler front-end☆255Updated last week
- Code generation tool for control and status registers☆406Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆333Updated this week
- magma circuits☆261Updated 9 months ago
- https://caravel-user-project.readthedocs.io☆210Updated 4 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆217Updated last month
- A dependency management tool for hardware projects.☆312Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆444Updated 4 months ago
- SystemVerilog linter☆353Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆399Updated this week
- A Linux-capable RISC-V multicore for and by the world☆712Updated 2 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆238Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- SystemVerilog to Verilog conversion☆648Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆263Updated 2 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆419Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆590Updated last week