The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆489Sep 18, 2026Updated this week
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Jul 13, 2026Updated 2 months ago
- A hardware component library developed with ROHD.☆115Sep 10, 2026Updated last week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 4 months ago
- Hardware Description Languages☆1,175Jul 9, 2026Updated 2 months ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Circuit IR Compilers and Tools☆2,239Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,147Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆625Jan 3, 2026Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,940Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The UVM written in Python☆570Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- RTLMeter benchmark suite☆33Updated this week
- Communication framework for RTL simulation and emulation.☆322Updated this week
- ☆23Aug 31, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 9 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- 👾 Design ∪ Hardware☆79Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Netlist API (and more) for EDA flow development☆163Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆467Sep 10, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆684Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆100Dec 11, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- magma circuits☆264Oct 19, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,903Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆169Updated this week
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆80Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆300Sep 30, 2025Updated 11 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆396Updated this week
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆319Aug 31, 2026Updated 3 weeks ago