The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆471Jan 18, 2026Updated last month
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆46Oct 7, 2025Updated 4 months ago
- A hardware component library developed with ROHD.☆111Feb 5, 2026Updated 3 weeks ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆27Jun 17, 2025Updated 8 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- SystemVerilog compiler and language services☆961Updated this week
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆592Jan 3, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- Circuit IR Compilers and Tools☆2,044Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- The UVM written in Python☆502Updated this week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Memory-efficient, streaming implementation of the tar archive format in Dart☆29Dec 15, 2025Updated 2 months ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆155Dec 9, 2025Updated 2 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Updated this week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Sep 20, 2023Updated 2 years ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Modular hardware build system☆1,130Updated this week
- ☆21Feb 20, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year