The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆474Jan 18, 2026Updated 2 months ago
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 5 months ago
- A hardware component library developed with ROHD.☆112Mar 6, 2026Updated 2 weeks ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆28Jun 17, 2025Updated 9 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Circuit IR Compilers and Tools☆2,065Updated this week
- SystemVerilog compiler and language services☆985Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- The UVM written in Python☆510Mar 9, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- ☆21Mar 12, 2026Updated last week
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Mar 5, 2026Updated 2 weeks ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Dec 9, 2025Updated 3 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,434Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated last month
- A curated list of awesome resources for HDL design and verification☆170Updated this week
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆263Sep 30, 2025Updated 5 months ago