The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆496Oct 28, 2026Updated this week
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆48Jul 13, 2026Updated 3 months ago
- A hardware component library developed with ROHD.☆117Oct 13, 2026Updated 2 weeks ago
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29May 20, 2026Updated 5 months ago
- ROHD Wave Viewer is a waveform viewer Flutter app, part of the ROHD ecosystem. It works in-browser, integrated as a Flutter widget, used …☆14Oct 25, 2026Updated last week
- A ROHD-based framework for connectivity and assembly of hardware designs.☆14Sep 9, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- SystemVerilog compiler and language services☆1,174Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Circuit IR Compilers and Tools☆2,269Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 9 months ago
- Communication framework for RTL simulation and emulation.☆325Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆171Oct 9, 2026Updated 3 weeks ago
- RTLMeter benchmark suite☆34Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆126Apr 1, 2024Updated 2 years ago
- The UVM written in Python☆572Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆470Sep 10, 2026Updated last month
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- XLS: Accelerated HW Synthesis☆1,969Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆320Sep 25, 2026Updated last month
- Open-source SystemVerilog simulator in Rust. 4-state, event-driven, IEEE 1800-2023, runs real UVM.☆123Updated this week
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- ☆23Sep 28, 2026Updated last month
- Open-source EDA framework for RTL elaboration, netlist analysis, and transformation, with C++ and Python APIs☆166Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week