The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
☆476Apr 17, 2026Updated 2 weeks ago
Alternatives and similar repositories for rohd
Users that are interested in rohd are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The ROHD Verification Framework is a hardware verification framework built upon ROHD for building testbenches.☆47Oct 7, 2025Updated 6 months ago
- A hardware component library developed with ROHD.☆112Apr 24, 2026Updated last week
- Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators☆29Jun 17, 2025Updated 10 months ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Circuit IR Compilers and Tools☆2,103Updated this week
- SystemVerilog compiler and language services☆1,014Updated this week
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆602Jan 3, 2026Updated 3 months ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- The UVM written in Python☆534Apr 20, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆311Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- ☆21Apr 15, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Apr 25, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆101Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated 3 weeks ago
- magma circuits☆265Oct 19, 2024Updated last year
- XLS: Accelerated HW Synthesis☆1,476Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆302Apr 6, 2026Updated 3 weeks ago
- A curated list of awesome resources for HDL design and verification☆173Apr 24, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,416Apr 24, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆33Oct 15, 2024Updated last year