😎 A curated list of awesome RISC-V implementations
☆147Mar 12, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A curated list of awesome resources for HDL design and verification☆177Updated this week
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated 2 weeks ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- ☆37Sep 19, 2024Updated last year
- WIP: KiCad bus length matching script. MOVED TO CODEBERG!☆30Jun 16, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 3 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Basic RISC-V CPU implementation in VHDL.☆177Sep 13, 2020Updated 5 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆255Aug 27, 2026Updated last week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- An SDR for Raspberry Pi☆36Jul 19, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆472Sep 13, 2024Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆27May 6, 2021Updated 5 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,881Aug 25, 2026Updated 2 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- Stack CPU Work In Progress☆29Jul 16, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 7 months ago
- Tool to fix FT2232's uart interface configuration for ecp5evn (LFE5UM5G-85F-EVN) board☆13Jun 17, 2021Updated 5 years ago
- ☆247Aug 12, 2022Updated 4 years ago
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- A modern hardware definition language and toolchain based on Python☆2,079Updated this week
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated last month