😎 A curated list of awesome RISC-V implementations
☆150Mar 12, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- Curated list of awesome resources related with RISC-V☆100Aug 17, 2022Updated 4 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- A simple script to build open-source FPGA tools.☆55Oct 25, 2022Updated 4 years ago
- FPGA mandelbrot accelerator via high speed/super speed USB☆14Apr 6, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A curated list of awesome resources for HDL design and verification☆180Updated this week
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆257Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- Repos moved to https://git.m-labs.hk/M-Labs/VexRiscv-verilog☆41Nov 10, 2021Updated 4 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆105Feb 17, 2023Updated 3 years ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 5 years ago
- ZX80/81 implementation for the Ulx3s☆14May 4, 2022Updated 4 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆478Sep 13, 2024Updated 2 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Updated this week
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆262Aug 21, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- Basic RISC-V CPU implementation in VHDL.☆180Sep 13, 2020Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Stack CPU Work In Progress☆29Jul 16, 2026Updated 3 months ago
- chipy hdl☆17Apr 5, 2018Updated 8 years ago
- WIP: KiCad bus length matching script. MOVED TO CODEBERG!☆30Jun 16, 2024Updated 2 years ago
- Implementation of a cache memory in verilog☆14Dec 5, 2017Updated 8 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 9 months ago
- CoreScore☆180Jun 9, 2026Updated 4 months ago
- A complete HDMI transmitter implementation in VHDL☆21Jun 27, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆103Oct 13, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An SDR for Raspberry Pi☆36Jul 19, 2020Updated 6 years ago
- ☆37Sep 19, 2024Updated 2 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆128Oct 13, 2020Updated 6 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated 2 months ago