drom / awesome-riscvLinks
😎 A curated list of awesome RISC-V implementations
☆138Updated 2 years ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below
Sorting:
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- CoreScore☆166Updated last week
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆219Updated 5 months ago
- FuseSoC standard core library☆147Updated 5 months ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆102Updated 4 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆241Updated 5 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- RISC-V soft-core microcontroller for FPGA implementation☆184Updated last week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆136Updated 3 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆306Updated last week
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 6 months ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆222Updated last year
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- A 32-bit RISC-V soft processor☆316Updated 3 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆186Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆277Updated 2 weeks ago
- FPGA tool performance profiling☆102Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated last week