drom / awesome-riscvLinks
😎 A curated list of awesome RISC-V implementations
☆138Updated 2 years ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below
Sorting:
- CoreScore☆162Updated 2 weeks ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 9 months ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆240Updated 3 months ago
- FuseSoC standard core library☆147Updated 3 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Naive Educational RISC V processor☆87Updated last month
- Basic RISC-V CPU implementation in VHDL.☆169Updated 4 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- FPGA tool performance profiling☆102Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- Example LED blinking project for your FPGA dev board of choice☆180Updated 2 weeks ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆187Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- A 32-bit RISC-V soft processor☆313Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆221Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- A tiny POWER Open ISA soft processor written in Chisel☆109Updated 2 years ago
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- A curated list of awesome resources for HDL design and verification☆157Updated this week
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Open-source FPGA research and prototyping framework.☆209Updated last year