😎 A curated list of awesome RISC-V implementations
☆144Mar 12, 2023Updated 3 years ago
Alternatives and similar repositories for awesome-riscv
Users that are interested in awesome-riscv are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,158Updated this week
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Jul 7, 2019Updated 7 years ago
- A simple script to build open-source FPGA tools.☆54Oct 25, 2022Updated 3 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- Curated list of awesome resources related with RISC-V☆99Aug 17, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,425Jun 18, 2026Updated 2 weeks ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆316May 25, 2023Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- An automated HDC platform☆11Mar 16, 2026Updated 3 months ago
- ☆37Sep 19, 2024Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- WIP: KiCad bus length matching script. MOVED TO CODEBERG!☆30Jun 16, 2024Updated 2 years ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆259Aug 21, 2023Updated 2 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 6 years ago
- Implementation of a cache memory in verilog☆15Dec 5, 2017Updated 8 years ago
- Basic RISC-V CPU implementation in VHDL.☆178Sep 13, 2020Updated 5 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- An SDR for Raspberry Pi☆35Jul 19, 2020Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,248Jun 27, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆249Updated this week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆37Jul 2, 2023Updated 3 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- ☆15May 24, 2025Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Smol 2-stage RISC-V processor in nMigen☆26May 6, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆104Feb 17, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,826Jun 17, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆306Nov 3, 2021Updated 4 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆72Jan 30, 2026Updated 5 months ago
- ☆247Aug 12, 2022Updated 3 years ago
- Stack CPU Work In Progress☆29Jan 1, 2024Updated 2 years ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago