List of awesome open source hardware tools, generators, and reusable designs
☆2,444Mar 2, 2026Updated 7 months ago
Alternatives and similar repositories for awesome-opensource-hardware
Users that are interested in awesome-opensource-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware projects☆362Jan 2, 2023Updated 3 years ago
- List of awesome semiconductor startups☆781Sep 2, 2026Updated last month
- Modular hardware build system☆1,233Updated this week
- ☆415Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆631Jan 3, 2026Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,966Mar 25, 2026Updated 6 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,126Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,155Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,731Nov 18, 2025Updated 10 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,751Jul 21, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,442May 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆850Updated this week
- Build your hardware, easily!☆4,156Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,542Updated this week
- An Open-source FPGA IP Generator☆1,163Updated this week
- A curated list of awesome resources for HDL design and verification☆179Updated this week
- A Linux-capable RISC-V multicore for and by the world☆837Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆456Oct 8, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,805Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,722Sep 24, 2026Updated 2 weeks ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,106Updated this week
- Common SystemVerilog components☆808Sep 18, 2026Updated 3 weeks ago
- Universal Memory Interface (UMI)☆170Sep 28, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆243Oct 6, 2026Updated last week
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,295Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆530May 31, 2023Updated 3 years ago