List of awesome open source hardware tools, generators, and reusable designs
☆2,269Mar 2, 2026Updated this week
Alternatives and similar repositories for awesome-opensource-hardware
Users that are interested in awesome-opensource-hardware are comparing it to the libraries listed below
Sorting:
- List of awesome open source hardware projects☆358Jan 2, 2023Updated 3 years ago
- List of awesome semiconductor startups☆711Feb 26, 2026Updated last week
- Modular hardware build system☆1,131Updated this week
- ☆380Apr 13, 2023Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆596Jan 3, 2026Updated 2 months ago
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- An open-source static random access memory (SRAM) compiler.☆1,016Jan 16, 2026Updated last month
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆790Updated this week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,747Updated this week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,416Nov 18, 2025Updated 3 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,438Oct 28, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- Verilog library for ASIC and FPGA designers☆1,392May 8, 2024Updated last year
- An Open-source FPGA IP Generator☆1,056Updated this week
- A curated list of awesome resources for HDL design and verification☆169Feb 27, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- A modern hardware definition language and toolchain based on Python☆1,914Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆395Feb 25, 2026Updated last week
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆313Feb 20, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,993Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆682Feb 25, 2026Updated last week
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- OpenTitan: Open source silicon root of trust☆3,175Updated this week
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- A curated list of awesome open source hardware design tools☆86Jun 20, 2025Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last week