List of awesome open source hardware tools, generators, and reusable designs
☆2,457Mar 2, 2026Updated 8 months ago
Alternatives and similar repositories for awesome-opensource-hardware
Users that are interested in awesome-opensource-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware projects☆365Jan 2, 2023Updated 3 years ago
- Open database of awesome semiconductor startups☆791Updated this week
- ☆422Apr 13, 2023Updated 3 years ago
- Modular hardware build system☆1,241Updated this week
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 10 months ago
- An open-source static random access memory (SRAM) compiler.☆1,176Oct 29, 2026Updated last week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,997Mar 25, 2026Updated 7 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,169Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,754Oct 30, 2026Updated last week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,779Jul 21, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆804Sep 15, 2026Updated last month
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆871Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build your hardware, easily!☆4,189Updated this week
- Verilog library for ASIC and FPGA designers☆1,439May 8, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,867Updated this week
- An Open-source FPGA IP Generator☆1,167Updated this week
- cocotb: Python-based chip (RTL) verification☆2,566Updated this week
- SERV - The SErial RISC-V CPU☆1,916Aug 25, 2026Updated 2 months ago
- A curated list of awesome resources for HDL design and verification☆180Oct 30, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,125Sep 18, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Universal Memory Interface (UMI)☆172Updated this week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆464Updated this week
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,159Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,060Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,258Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- OpenTitan: Open source silicon root of trust☆3,741Updated this week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆250Updated this week
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- The OpenPiton Platform☆840Oct 30, 2026Updated last week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆533May 31, 2023Updated 3 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆329Aug 7, 2026Updated 2 months ago