aolofsson / awesome-opensource-hardwareLinks
List of awesome open source hardware tools, generators, and reusable designs
☆2,178Updated 7 months ago
Alternatives and similar repositories for awesome-opensource-hardware
Users that are interested in awesome-opensource-hardware are comparing it to the libraries listed below
Sorting:
- List of awesome semiconductor startups☆669Updated 3 months ago
- List of awesome open source hardware projects☆355Updated 2 years ago
- Modular hardware build system☆1,099Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,893Updated this week
- Hardware Description Languages☆1,071Updated 3 months ago
- Build your hardware, easily!☆3,595Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,136Updated last week
- SERV - The SErial RISC-V CPU☆1,661Updated 2 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,210Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,352Updated 3 weeks ago
- A modern hardware definition language and toolchain based on Python☆1,830Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆956Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,162Updated 8 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆681Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆2,901Updated 2 weeks ago
- ☆352Updated 2 years ago
- An Open-source FPGA IP Generator☆1,011Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆728Updated 9 months ago
- A curated list of Computer Architecture and Systems resources☆558Updated 3 weeks ago
- Universal utility for programming FPGA☆1,456Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,109Updated 11 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,611Updated last month
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,382Updated 3 weeks ago
- Open Logic FPGA Standard Library☆803Updated this week
- A small, light weight, RISC CPU soft core☆1,468Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,125Updated this week
- nextpnr portable FPGA place and route tool☆1,536Updated last week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,010Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,310Updated last month
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆559Updated 2 years ago