List of awesome open source hardware tools, generators, and reusable designs
☆2,378Mar 2, 2026Updated 4 months ago
Alternatives and similar repositories for awesome-opensource-hardware
Users that are interested in awesome-opensource-hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- List of awesome open source hardware projects☆360Jan 2, 2023Updated 3 years ago
- List of awesome semiconductor startups☆768May 30, 2026Updated last month
- Modular hardware build system☆1,190Updated this week
- ☆410Apr 13, 2023Updated 3 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆615Jan 3, 2026Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,873Mar 25, 2026Updated 4 months ago
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆940Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,097Jul 18, 2026Updated last week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,609Nov 18, 2025Updated 8 months ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,614Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆784Updated this week
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- Build your hardware, easily!☆4,011Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- An Open-source FPGA IP Generator☆1,127Updated this week
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆434Jul 17, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A modern hardware definition language and toolchain based on Python☆2,056Jul 16, 2026Updated last week
- A curated list of awesome open source hardware design tools☆90Jun 20, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,627Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,987Jul 14, 2026Updated last week
- Common SystemVerilog components☆769Updated this week
- Universal Memory Interface (UMI)☆162Updated this week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆225Jun 19, 2026Updated last month
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,773Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,188Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆510May 31, 2023Updated 3 years ago