A List of Free and Open Source Hardware Verification Tools and Frameworks
☆615Jan 3, 2026Updated 6 months ago
Alternatives and similar repositories for awesome-open-hardware-verification
Users that are interested in awesome-open-hardware-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,163Jul 9, 2026Updated 2 weeks ago
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- The UVM written in Python☆561Updated this week
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,456Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,441Jul 2, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆676Jul 7, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆469Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- lowRISC Style Guides☆522Jul 8, 2026Updated 3 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,638Updated this week
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆52Jan 31, 2022Updated 4 years ago
- List of awesome open source hardware tools, generators, and reusable designs☆2,379Mar 2, 2026Updated 4 months ago
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆147Jul 5, 2026Updated 3 weeks ago
- RISC-V Formal Verification Framework☆633Apr 6, 2022Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆704Jul 17, 2026Updated last week
- SystemVerilog compiler and language services☆1,097Updated this week
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilator open-source SystemVerilog simulator and lint system☆3,779Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- ☆223May 30, 2026Updated last month
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- Common SystemVerilog components☆772Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,838Jul 10, 2026Updated 2 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,876Mar 25, 2026Updated 4 months ago
- Verilog library for ASIC and FPGA designers☆1,435May 8, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆1,989Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆534Jul 16, 2026Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆290Nov 25, 2019Updated 6 years ago