A List of Free and Open Source Hardware Verification Tools and Frameworks
☆609Jan 3, 2026Updated 5 months ago
Alternatives and similar repositories for awesome-open-hardware-verification
Users that are interested in awesome-open-hardware-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,153Apr 6, 2026Updated 2 months ago
- A curated list of awesome resources for HDL design and verification☆174Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆378Jun 10, 2026Updated last week
- The UVM written in Python☆550Updated this week
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- lowRISC Style Guides☆512Apr 21, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,864Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- List of awesome open source hardware tools, generators, and reusable designs☆2,349Mar 2, 2026Updated 3 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆51Jan 31, 2022Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆146Updated this week
- RISC-V Formal Verification Framework☆632Apr 6, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,072Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆687May 27, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,679Jun 11, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 7 months ago
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Awesome ASIC design verification☆361Feb 9, 2022Updated 4 years ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- ☆218May 30, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated last week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆797Jun 15, 2024Updated 2 years ago
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,918Jun 11, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,421May 8, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Jun 9, 2026Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆289Nov 25, 2019Updated 6 years ago
- Build your hardware, easily!☆3,953Updated this week
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year