Alternatives and similar repositories for awesome-open-hardware-verification

Users that are interested in awesome-open-hardware-verification are comparing it to the libraries listed below

• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆715Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆457Updated 3 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆343Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆611Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆471Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆589Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆455Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆660Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆417Updated 3 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆668Updated 3 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,069Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆532Updated last month
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 4 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆401Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆325Updated 9 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆297Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆423Updated 3 weeks ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆294Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆288Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆409Updated this week
• mattvenn / awesome-opensource-asic-resources
  ☆348Updated 2 years ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆593Updated 2 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆393Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆261Updated last week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆599Updated last week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆233Updated 3 weeks ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆305Updated 3 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆447Updated last year
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆343Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆425Updated 2 years ago