A List of Free and Open Source Hardware Verification Tools and Frameworks
☆599Jan 3, 2026Updated 3 months ago
Alternatives and similar repositories for awesome-open-hardware-verification
Users that are interested in awesome-open-hardware-verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- A curated list of awesome resources for HDL design and verification☆172Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- The UVM written in Python☆525Apr 7, 2026Updated last week
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,316Apr 12, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- lowRISC Style Guides☆493Nov 6, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Apr 11, 2026Updated last week
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- List of awesome open source hardware tools, generators, and reusable designs☆2,301Mar 2, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆145Apr 9, 2026Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,000Updated this week
- RISC-V Formal Verification Framework☆629Apr 6, 2022Updated 4 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 5 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆37Oct 19, 2016Updated 9 years ago
- Awesome ASIC design verification☆350Feb 9, 2022Updated 4 years ago
- Common SystemVerilog components☆736Updated this week
- ☆215Mar 30, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 2 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆787Jun 15, 2024Updated last year
- SERV - The SErial RISC-V CPU☆1,785Feb 19, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,755Mar 25, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,836Apr 10, 2026Updated last week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Verilog library for ASIC and FPGA designers☆1,408May 8, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆501Apr 9, 2026Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆287Nov 25, 2019Updated 6 years ago
- Build your hardware, easily!☆3,835Apr 8, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,018Feb 27, 2025Updated last year