Alternatives and similar repositories for awesome-open-hardware-verification

Users that are interested in awesome-open-hardware-verification are comparing it to the libraries listed below

• lowRISC / style-guides
  lowRISC Style Guides
  ☆474Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆628Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆352Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆689Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆686Updated last month
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,087Updated 5 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆731Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆481Updated last week
• pyuvm / pyuvm
  The UVM written in Python
  ☆489Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆451Updated 7 months ago
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆307Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆629Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆549Updated 2 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆335Updated last year
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆309Updated this week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆538Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆613Updated 8 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆533Updated last year
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆979Updated 2 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆367Updated 2 years ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆403Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆751Updated last month
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆310Updated 5 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆395Updated 2 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated last week
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆369Updated 10 months ago
• pymtl / pymtl3
  Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework
  ☆438Updated 4 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆907Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆268Updated last month