A curated list of awesome resources for HDL design and verification
☆177Sep 18, 2026Updated this week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- VHDL related news.☆27Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 9 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆625Jan 3, 2026Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆10Oct 19, 2017Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Sep 7, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,175Jul 9, 2026Updated 2 months ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- ☆16Mar 10, 2020Updated 6 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆796Sep 15, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A list of resources for metadata tools, standards and/or development☆12Jun 20, 2018Updated 8 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- A huge VHDL library for FPGA and digital ASIC development☆478Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 2 months ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆25Mar 1, 2024Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,462Sep 12, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 👾 Design ∪ Hardware☆79Updated this week
- A curated list of awesome open source hardware design tools☆91Jun 20, 2025Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A curated list of awesome IBM Cloud SDKs, open source repositories, tools, blogs and other resources.☆109Jul 5, 2021Updated 5 years ago
- A modern hardware definition language and toolchain based on Python☆2,090Updated this week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month