hdl / awesomeLinks
A curated list of awesome resources for HDL design and verification
☆162Updated last week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 5 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆218Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Control and Status Register map generator for HDL projects☆127Updated 5 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- An open-source HDL register code generator fast enough to run in real time.☆74Updated last week
- HDL symbol generator☆195Updated 2 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆82Updated 5 years ago
- Streaming based VHDL parser.☆84Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- ☆85Updated 2 weeks ago
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- OSVVM Documentation☆35Updated last month
- Fabric generator and CAD tools.☆201Updated last week
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆68Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- WAL enables programmable waveform analysis.☆160Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆117Updated 4 years ago
- SystemVerilog synthesis tool☆216Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated 2 weeks ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- Playing around with Formal Verification of Verilog and VHDL☆63Updated 4 years ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated 2 weeks ago
- SystemVerilog frontend for Yosys☆168Updated this week