A curated list of awesome resources for HDL design and verification
☆180Oct 30, 2026Updated this week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- VHDL related news.☆27Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆39Oct 19, 2016Updated 10 years ago
- Hardware Description Languages☆1,183Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆634Jan 3, 2026Updated 9 months ago
- ☆10Oct 19, 2017Updated 9 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated this week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- ulx3s ghdl examples☆16Mar 6, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 6 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An abstract model of EDA tool projects.☆14Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 4 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A modular hardware abstraction library☆53Updated this week
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆38Sep 18, 2023Updated 3 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- A curated list of awesome open source hardware design tools☆92Jun 20, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- ☆20May 5, 2020Updated 6 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- ☆28Mar 17, 2026Updated 7 months ago
- A modern hardware definition language and toolchain based on Python☆2,120Sep 18, 2026Updated last month
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago