hdl / awesomeLinks
A curated list of awesome resources for HDL design and verification
☆157Updated this week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆147Updated 3 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆115Updated 10 months ago
- Streaming based VHDL parser.☆84Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago
- OSVVM Documentation☆35Updated last month
- An open-source HDL register code generator fast enough to run in real time.☆73Updated last week
- ☆79Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 6 months ago
- Control and Status Register map generator for HDL projects☆122Updated 3 months ago
- Start here. Includes all other OSVVM libraries as submodules: Utility, Common, Verification Component, and Script.☆64Updated 3 weeks ago
- Control and status register code generator toolchain☆143Updated 2 weeks ago
- FPGA tool performance profiling☆102Updated last year
- Python script to transform a VCD file to wavedrom format☆78Updated 3 years ago
- Fabric generator and CAD tools.☆193Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- HDL symbol generator☆194Updated 2 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- SystemVerilog synthesis tool☆208Updated 5 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated last month
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Open-source FPGA research and prototyping framework.☆209Updated last year
- FPGA and Digital ASIC Build System☆76Updated last month
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Updated 8 years ago
- SystemVerilog frontend for Yosys☆151Updated 2 weeks ago