A curated list of awesome resources for HDL design and verification
☆174Jun 26, 2026Updated last week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- VHDL related news.☆27Updated this week
- A curated list of awesome HDL, libraries, typical implementation and references.☆38Oct 19, 2016Updated 9 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- ☆10Oct 19, 2017Updated 8 years ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Feb 24, 2026Updated 4 months ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- ulx3s ghdl examples☆15Mar 6, 2021Updated 5 years ago
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Repo to help explain the different options users have for packaging.☆19Jun 8, 2022Updated 4 years ago
- ☆16Mar 10, 2020Updated 6 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a project to check the FOSS synthesizers against vendors EDA tools☆12Sep 26, 2020Updated 5 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated last week
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆224Jun 21, 2026Updated last week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Mar 12, 2026Updated 3 months ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A list of resources for metadata tools, standards and/or development☆12Jun 20, 2018Updated 8 years ago
- A JSON library implemented in VHDL.☆85Feb 8, 2026Updated 4 months ago
- VHDL plugin for RgGen☆15Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆467Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆33Aug 20, 2022Updated 3 years ago
- Standard and Curated cores, tested and working.☆11Dec 29, 2022Updated 3 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆69Jun 11, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Public repository for PySysC, (From SC Common Practices Subgroup)☆55Dec 26, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A curated list of awesome open source hardware design tools☆88Jun 20, 2025Updated last year
- A curated list of awesome IBM Cloud SDKs, open source repositories, tools, blogs and other resources.☆108Jul 5, 2021Updated 4 years ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆93Jun 2, 2026Updated last month
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago