hdl / awesomeLinks
A curated list of awesome resources for HDL design and verification
☆158Updated last week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below
Sorting:
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆217Updated 3 weeks ago
- FuseSoC standard core library☆147Updated 4 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- FPGA tool performance profiling☆102Updated last year
- OSVVM Documentation☆35Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆157Updated 4 months ago
- Streaming based VHDL parser.☆84Updated last year
- SystemVerilog synthesis tool☆212Updated 6 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 months ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 2 months ago
- An open-source HDL register code generator fast enough to run in real time.☆73Updated 2 weeks ago
- ☆86Updated last week
- Control and status register code generator toolchain☆147Updated last week
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Playing around with Formal Verification of Verilog and VHDL☆62Updated 4 years ago
- HDL symbol generator☆194Updated 2 years ago
- Fabric generator and CAD tools.☆197Updated this week
- Control and Status Register map generator for HDL projects☆128Updated 4 months ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆137Updated 3 years ago
- SystemVerilog frontend for Yosys☆164Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Updated 8 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated last week
- FPGA and Digital ASIC Build System☆78Updated this week
- Python script to transform a VCD file to wavedrom format☆80Updated 3 years ago