hdl / awesomeLinks
A curated list of awesome resources for HDL design and verification
☆150Updated this week
Alternatives and similar repositories for awesome
Users that are interested in awesome are comparing it to the libraries listed below
Sorting:
- FuseSoC standard core library☆139Updated last week
- Control and Status Register map generator for HDL projects☆116Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆168Updated last week
- Fabric generator and CAD tools.☆185Updated last week
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 2 weeks ago
- Control and status register code generator toolchain☆137Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- OSVVM Documentation☆34Updated 3 weeks ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- ☆79Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- Generic Register Interface (contains various adapters)☆120Updated 8 months ago
- Streaming based VHDL parser.☆84Updated 10 months ago
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆211Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆135Updated 3 years ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- Example LED blinking project for your FPGA dev board of choice☆175Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- FPGA and Digital ASIC Build System☆74Updated 2 weeks ago
- ☆132Updated 5 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week