Alternatives and similar repositories for vunit:

Users that are interested in vunit are comparing it to the libraries listed below

• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆389Updated last month
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated last week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,256Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆670Updated this week
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,922Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆526Updated last month
• nickg / nvc
  VHDL compiler and simulator
  ☆673Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,240Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆602Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆791Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆550Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,028Updated last month
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,409Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆435Updated last week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆328Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• aolofsson / oh
  Verilog library for ASIC and FPGA designers
  ☆1,263Updated 10 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆647Updated 4 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆400Updated 6 months ago
• kevinpt / vhdl-extras
  Flexible VHDL library
  ☆183Updated last year
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆791Updated 3 weeks ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,494Updated last month
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,068Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆415Updated 2 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆731Updated last week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆201Updated last week
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆563Updated 7 years ago