A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆710Mar 22, 2026Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆178Jan 16, 2026Updated 2 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,407Jan 5, 2026Updated 2 months ago
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆756Jan 28, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆94Updated this week
- Universal utility for programming FPGA☆1,576Mar 18, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Build your hardware, easily!☆3,787Updated this week
- SERV - The SErial RISC-V CPU☆1,773Feb 19, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆1,957Mar 16, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,131Mar 17, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,442Nov 18, 2025Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,398Feb 13, 2026Updated last month
- XLS: Accelerated HW Synthesis☆1,437Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- nextpnr portable FPGA place and route tool☆1,631Mar 19, 2026Updated last week
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- cocotb: Python-based chip (RTL) verification☆2,289Mar 19, 2026Updated last week
- An Open-source FPGA IP Generator☆1,062Updated this week
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,004Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 17, 2026Updated last week
- Scala based HDL☆1,952Updated this week
- Send video/audio over HDMI on an FPGA☆1,258Feb 3, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,075Feb 11, 2026Updated last month
- A Linux-capable RISC-V multicore for and by the world☆787Updated this week
- PandA-bambu public repository☆315Feb 10, 2026Updated last month
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆464Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆860Jun 5, 2025Updated 9 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated 2 weeks ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆248Mar 16, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Mar 6, 2026Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- SystemVerilog compiler and language services☆989Updated this week
- A small, light weight, RISC CPU soft core☆1,526Dec 8, 2025Updated 3 months ago