A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆717Apr 30, 2026Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆179Jan 16, 2026Updated 3 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,412Apr 28, 2026Updated last week
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆765Jan 28, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆96Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Build your hardware, easily!☆3,863Updated this week
- SERV - The SErial RISC-V CPU☆1,791Feb 19, 2026Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆2,005Apr 28, 2026Updated last week
- Hardware Description Languages☆1,141Apr 6, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,501Nov 18, 2025Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- XLS: Accelerated HW Synthesis☆1,481Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,658Apr 29, 2026Updated last week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- An Open-source FPGA IP Generator☆1,094Updated this week
- Yosys Open SYnthesis Suite☆4,423Updated this week
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,048Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Mar 29, 2026Updated last month
- Scala based HDL☆1,977Apr 23, 2026Updated last week
- Send video/audio over HDMI on an FPGA☆1,265Feb 3, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,133Feb 11, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- PandA-bambu public repository☆325Feb 10, 2026Updated 2 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆465Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆875Jun 5, 2025Updated 11 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Communication framework for RTL simulation and emulation.☆311Apr 28, 2026Updated last week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆253Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- SystemVerilog compiler and language services☆1,027Updated this week
- A small, light weight, RISC CPU soft core☆1,532Dec 8, 2025Updated 4 months ago