A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆719May 23, 2026Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆179Jan 16, 2026Updated 4 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,414Updated this week
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆766Jan 28, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Universal utility for programming FPGA☆1,635May 19, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97May 19, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Build your hardware, easily!☆3,898Updated this week
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,016Updated this week
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,517Nov 18, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- XLS: Accelerated HW Synthesis☆1,493Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- An Open-source FPGA IP Generator☆1,104Updated this week
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Yosys Open SYnthesis Suite☆4,464Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,071May 16, 2026Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆148Mar 29, 2026Updated last month
- Scala based HDL☆1,988May 9, 2026Updated 2 weeks ago
- Send video/audio over HDMI on an FPGA☆1,268Feb 3, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated last month
- PandA-bambu public repository☆332Feb 10, 2026Updated 3 months ago
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆466Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆887Jun 5, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Communication framework for RTL simulation and emulation.☆311May 5, 2026Updated 3 weeks ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆453Apr 5, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,544Dec 8, 2025Updated 5 months ago
- SystemVerilog compiler and language services☆1,049Updated this week