JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆667Updated last week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆442Updated 10 months ago
- Small footprint and configurable DRAM core☆431Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆709Updated 6 months ago
- SystemVerilog to Verilog conversion☆653Updated last month
- FOSS Flow For FPGA☆399Updated 6 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆402Updated this week
- A Linux-capable RISC-V multicore for and by the world☆719Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,615Updated last month
- An abstraction library for interfacing EDA tools☆705Updated last week
- A list of resources related to the open-source FPGA projects☆421Updated 2 years ago
- Bus bridges and other odds and ends☆576Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Linux on LiteX-VexRiscv☆654Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆393Updated last week
- A simple, basic, formally verified UART controller☆307Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,313Updated last month
- Small footprint and configurable PCIe core☆566Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆423Updated 3 months ago
- Documenting the Xilinx 7-series bit-stream format.☆816Updated last month
- VHDL synthesis (based on ghdl)☆340Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆593Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆278Updated 11 months ago
- Experimental flows using nextpnr for Xilinx devices☆244Updated 9 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,119Updated this week
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Opensource DDR3 Controller☆369Updated last month
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆584Updated 4 years ago