JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆681Updated 2 weeks ago
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆451Updated last year
- SystemVerilog to Verilog conversion☆671Updated last week
- Small footprint and configurable DRAM core☆450Updated 3 weeks ago
- FOSS Flow For FPGA☆412Updated 10 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆732Updated 9 months ago
- Bus bridges and other odds and ends☆602Updated 6 months ago
- SERV - The SErial RISC-V CPU☆1,669Updated 3 weeks ago
- A simple, basic, formally verified UART controller☆312Updated last year
- Linux on LiteX-VexRiscv☆667Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆744Updated this week
- An abstraction library for interfacing EDA tools☆721Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆433Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆613Updated last week
- Small footprint and configurable PCIe core☆629Updated last week
- A list of resources related to the open-source FPGA projects☆431Updated 2 years ago
- A huge VHDL library for FPGA and digital ASIC development☆407Updated this week
- A simple RISC-V processor for use in FPGA designs.☆281Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆411Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,358Updated 2 weeks ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆595Updated 3 months ago
- An Open-source FPGA IP Generator☆1,016Updated this week
- Common SystemVerilog components☆672Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆431Updated 2 weeks ago
- Open Logic FPGA Standard Library☆807Updated 2 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆833Updated 5 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- CORE-V Family of RISC-V Cores☆304Updated 9 months ago
- VHDL synthesis (based on ghdl)☆352Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,223Updated this week