JulianKemmerer / PipelineC
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆646Updated this week
Alternatives and similar repositories for PipelineC:
Users that are interested in PipelineC are comparing it to the libraries listed below
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆422Updated 7 months ago
- SystemVerilog to Verilog conversion☆613Updated last week
- Bus bridges and other odds and ends☆542Updated this week
- An abstraction library for interfacing EDA tools☆675Updated last week
- SERV - The SErial RISC-V CPU☆1,551Updated 3 weeks ago
- Linux on LiteX-VexRiscv☆625Updated 3 weeks ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆636Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆674Updated last month
- Common SystemVerilog components☆599Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,022Updated this week
- nextpnr portable FPGA place and route tool☆1,416Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆567Updated this week
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆519Updated last year
- FOSS Flow For FPGA☆383Updated 3 months ago
- A list of resources related to the open-source FPGA projects☆405Updated 2 years ago
- A huge VHDL library for FPGA development☆382Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆795Updated this week
- Small footprint and configurable DRAM core☆403Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,265Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆577Updated 4 years ago
- A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen☆669Updated 3 years ago
- Hardware Description Languages☆1,015Updated 2 months ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆649Updated 5 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆335Updated this week
- A simple RISC-V processor for use in FPGA designs.☆270Updated 7 months ago
- VHDL synthesis (based on ghdl)☆333Updated this week
- A simple, basic, formally verified UART controller☆298Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆275Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆394Updated this week
- Small footprint and configurable PCIe core☆537Updated this week