JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆671Updated 2 weeks ago
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆444Updated 11 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆717Updated 7 months ago
- Small footprint and configurable DRAM core☆433Updated last month
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- FOSS Flow For FPGA☆401Updated 7 months ago
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- A list of resources related to the open-source FPGA projects☆423Updated 2 years ago
- Bus bridges and other odds and ends☆582Updated 4 months ago
- An abstraction library for interfacing EDA tools☆707Updated 3 weeks ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated this week
- Small footprint and configurable PCIe core☆575Updated last month
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆598Updated last week
- Linux on LiteX-VexRiscv☆655Updated last month
- SERV - The SErial RISC-V CPU☆1,630Updated 2 months ago
- VHDL synthesis (based on ghdl)☆343Updated 3 months ago
- CORE-V Family of RISC-V Cores☆287Updated 6 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆464Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated last week
- A simple, basic, formally verified UART controller☆309Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,325Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆393Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆585Updated 3 weeks ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 3 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated last month
- Common SystemVerilog components☆649Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,137Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆818Updated 2 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated this week