JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆679Updated last week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆447Updated last year
- Small footprint and configurable DRAM core☆444Updated last week
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- Bus bridges and other odds and ends☆593Updated 6 months ago
- Small footprint and configurable PCIe core☆593Updated last week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆665Updated last month
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated last week
- A list of resources related to the open-source FPGA projects☆424Updated 2 years ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- An abstraction library for interfacing EDA tools☆716Updated last week
- Documenting the Xilinx 7-series bit-stream format.☆830Updated 4 months ago
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆612Updated 2 weeks ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆672Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- VHDL synthesis (based on ghdl)☆347Updated 2 weeks ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆409Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆295Updated last week
- Common SystemVerilog components☆665Updated 3 weeks ago
- Modular hardware build system☆1,093Updated this week
- A simple, basic, formally verified UART controller☆311Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,344Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆428Updated last month
- CORE-V Family of RISC-V Cores☆302Updated 8 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆475Updated 2 weeks ago
- LiteX boards files☆440Updated last week
- A simple RISC V core for teaching☆197Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆403Updated last week