A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆723Jun 14, 2026Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆179Jan 16, 2026Updated 5 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,416Jun 5, 2026Updated last week
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆774Jan 28, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Universal utility for programming FPGA☆1,651Jun 4, 2026Updated last week
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆98Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Build your hardware, easily!☆3,927Jun 9, 2026Updated last week
- SERV - The SErial RISC-V CPU☆1,812Feb 19, 2026Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆2,028May 25, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,542Nov 18, 2025Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,498Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,327Jan 5, 2026Updated 5 months ago
- nextpnr portable FPGA place and route tool☆1,694Jun 5, 2026Updated last week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- An Open-source FPGA IP Generator☆1,114Updated this week
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- Yosys Open SYnthesis Suite☆4,531Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,143Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆149Mar 29, 2026Updated 2 months ago
- Scala based HDL☆2,000Updated this week
- Send video/audio over HDMI on an FPGA☆1,273Feb 3, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- PandA-bambu public repository☆336Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆468Sep 13, 2024Updated last year
- Documenting the Xilinx 7-series bit-stream format.☆895Jun 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Communication framework for RTL simulation and emulation.☆313Jun 9, 2026Updated last week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255Updated this week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆458Apr 5, 2026Updated 2 months ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- A small, light weight, RISC CPU soft core☆1,550Dec 8, 2025Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Jun 9, 2026Updated last week