JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆662Updated last week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆435Updated 9 months ago
- FOSS Flow For FPGA☆394Updated 6 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆693Updated 5 months ago
- Small footprint and configurable DRAM core☆424Updated last week
- SystemVerilog to Verilog conversion☆645Updated 2 weeks ago
- Linux on LiteX-VexRiscv☆648Updated last week
- Bus bridges and other odds and ends☆572Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆711Updated 2 months ago
- Small footprint and configurable PCIe core☆563Updated this week
- An abstraction library for interfacing EDA tools☆699Updated 3 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- A list of resources related to the open-source FPGA projects☆416Updated 2 years ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆397Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆668Updated 2 weeks ago
- A simple RISC-V processor for use in FPGA designs.☆277Updated 10 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆585Updated last month
- SERV - The SErial RISC-V CPU☆1,611Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,307Updated 3 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆420Updated 2 months ago
- A huge VHDL library for FPGA and digital ASIC development☆391Updated last week
- Modular hardware build system☆1,044Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆808Updated last month
- A simple, basic, formally verified UART controller☆305Updated last year
- VHDL synthesis (based on ghdl)☆336Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆510Updated 5 months ago
- LiteX boards files☆420Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆402Updated 2 months ago
- An open-source static random access memory (SRAM) compiler.☆919Updated last week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆581Updated 4 years ago