JulianKemmerer / PipelineC
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆637Updated last week
Alternatives and similar repositories for PipelineC:
Users that are interested in PipelineC are comparing it to the libraries listed below
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆420Updated 6 months ago
- SystemVerilog to Verilog conversion☆606Updated last week
- SERV - The SErial RISC-V CPU☆1,516Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆671Updated last week
- FOSS Flow For FPGA☆379Updated 2 months ago
- A simple, basic, formally verified UART controller☆296Updated last year
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- Common SystemVerilog components☆595Updated 2 weeks ago
- Documenting the Lattice ECP5 bit-stream format.☆410Updated 2 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆327Updated last week
- Bus bridges and other odds and ends☆529Updated last month
- Small footprint and configurable DRAM core☆401Updated 2 months ago
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆634Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,255Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆273Updated last year
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- nextpnr portable FPGA place and route tool☆1,411Updated last week
- VHDL synthesis (based on ghdl)☆329Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆562Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆647Updated 4 months ago
- A list of resources related to the open-source FPGA projects☆401Updated 2 years ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆281Updated last week
- A simple RISC-V processor for use in FPGA designs.☆269Updated 7 months ago
- Linux on LiteX-VexRiscv☆622Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆436Updated this week
- An open-source static random access memory (SRAM) compiler.☆883Updated 4 months ago
- VeeR EH1 core☆865Updated last year
- A huge VHDL library for FPGA development☆380Updated this week
- Small footprint and configurable PCIe core☆529Updated 3 weeks ago
- Documenting the Xilinx 7-series bit-stream format.☆792Updated this week