JulianKemmerer / PipelineCLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆695Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆461Updated last year
- Small footprint and configurable DRAM core☆462Updated last week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆741Updated 11 months ago
- FOSS Flow For FPGA☆420Updated last year
- Linux on LiteX-VexRiscv☆678Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆694Updated last month
- Bus bridges and other odds and ends☆623Updated 9 months ago
- Small footprint and configurable PCIe core☆653Updated this week
- SERV - The SErial RISC-V CPU☆1,733Updated last week
- An abstraction library for interfacing EDA tools☆739Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆282Updated last year
- A Linux-capable RISC-V multicore for and by the world☆756Updated this week
- A list of resources related to the open-source FPGA projects☆436Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆283Updated last year
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆461Updated this week
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆299Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆436Updated 2 months ago
- VHDL synthesis (based on ghdl)☆354Updated last week
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆600Updated 5 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,383Updated this week
- Documenting the Xilinx 7-series bit-stream format.☆846Updated 7 months ago
- CORE-V Family of RISC-V Cores☆318Updated 11 months ago
- Multi-platform nightly builds of open source FPGA tools☆299Updated 4 years ago
- A simple, basic, formally verified UART controller☆320Updated last year
- A huge VHDL library for FPGA and digital ASIC development☆447Updated this week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆679Updated 6 months ago
- LiteX boards files☆455Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆419Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆485Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆634Updated this week