PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆751Oct 11, 2026Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆185Jan 16, 2026Updated 8 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- Graphics demos☆111Mar 22, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆793Jan 28, 2026Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆99Sep 8, 2026Updated last month
- Universal utility for programming FPGA☆1,758Oct 6, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Oct 8, 2026Updated last week
- Build your hardware, easily!☆4,161Updated this week
- SERV - The SErial RISC-V CPU☆1,902Aug 25, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated 3 weeks ago
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,731Nov 18, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Sep 25, 2026Updated 3 weeks ago
- XLS: Accelerated HW Synthesis☆1,955Updated this week
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- nextpnr portable FPGA place and route tool☆1,773Updated this week
- An Open-source FPGA IP Generator☆1,163Updated this week
- cocotb: Python-based chip (RTL) verification☆2,544Updated this week
- Yosys Open SYnthesis Suite☆4,813Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆2,295Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆151Aug 26, 2026Updated last month
- Scala based HDL☆2,053Oct 6, 2026Updated last week
- Send video/audio over HDMI on an FPGA☆1,302Jul 13, 2026Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆837Updated this week
- PandA-bambu public repository☆357Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,287Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆477Sep 13, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆924Jun 5, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆264Oct 6, 2026Updated last week
- Communication framework for RTL simulation and emulation.☆325Sep 28, 2026Updated 2 weeks ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆468Sep 10, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 5 years ago
- A small, light weight, RISC CPU soft core☆1,592Sep 16, 2026Updated last month
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,959Sep 23, 2026Updated 3 weeks ago