JulianKemmerer / PipelineCView external linksLinks
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
☆697Updated this week
Alternatives and similar repositories for PipelineC
Users that are interested in PipelineC are comparing it to the libraries listed below
Sorting:
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Jan 16, 2026Updated 3 weeks ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Graphics demos☆111Mar 22, 2024Updated last year
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- An abstraction library for interfacing EDA tools☆750Updated this week
- Project F brings FPGAs to life with exciting open-source designs you can build on.☆747Jan 28, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,746Feb 3, 2026Updated last week
- Build your hardware, easily!☆3,722Updated this week
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆93Updated this week
- Hardware Description Languages☆1,112Jul 14, 2025Updated 6 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,385Jan 28, 2026Updated 2 weeks ago
- Learning FPGA, yosys, nextpnr, and RISC-V☆3,392Nov 18, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆442Sep 6, 2025Updated 5 months ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆220Dec 23, 2025Updated last month
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- An Open-source FPGA IP Generator☆1,047Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated last month
- nextpnr portable FPGA place and route tool☆1,604Feb 6, 2026Updated last week
- Scala based HDL☆1,918Feb 5, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆759Feb 6, 2026Updated last week
- Send video/audio over HDMI on an FPGA☆1,250Feb 3, 2024Updated 2 years ago
- Documenting the Xilinx 7-series bit-stream format.☆849Jun 5, 2025Updated 8 months ago
- 🖥️ A small, customizable and extensible MCU-class 32-bit RISC-V soft-core CPU and microcontroller-like SoC written in platform-independe…☆1,977Updated this week
- PandA-bambu public repository☆313Jan 17, 2026Updated 3 weeks ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,945Jun 27, 2024Updated last year
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆445Aug 24, 2025Updated 5 months ago
- Small footprint and configurable DRAM core☆468Updated this week
- A self-contained online book containing a library of FPGA design modules and related coding/design guides.☆460Sep 13, 2024Updated last year
- A small, light weight, RISC CPU soft core☆1,507Dec 8, 2025Updated 2 months ago
- Modular hardware build system☆1,128Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated last week