Alternatives and similar repositories for svlint

Users that are interested in svlint are comparing it to the libraries listed below

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆457Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆556Updated 2 weeks ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆191Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆338Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆352Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆432Updated 4 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated 2 weeks ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆449Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆692Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆554Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆220Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆239Updated 4 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆268Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated last year
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆483Updated last week
• imc-trading / svlangserver
  ☆128Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆629Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆473Updated 2 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆223Updated 9 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆615Updated 8 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆681Updated 3 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆288Updated 2 weeks ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 10 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆187Updated 2 weeks ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆346Updated last week
• SpinalHDL / NaxRiscv
  ☆301Updated last month
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆314Updated 10 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆164Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆252Updated last year