Alternatives and similar repositories for svlint:

Users that are interested in svlint are comparing it to the libraries listed below

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆436Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆505Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆167Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆318Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆390Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆381Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆608Updated 3 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆621Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆295Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆217Updated last month
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆207Updated 11 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆570Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆136Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆552Updated 3 weeks ago
• imc-trading / svlangserver
  ☆109Updated 11 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆178Updated 5 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆274Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆190Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆425Updated 7 months ago
• VHDL-LS / rust_hdl
  ☆397Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆250Updated 2 weeks ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated 8 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆291Updated 2 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆282Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆256Updated last year
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆529Updated this week