SystemVerilog linter
☆394Nov 6, 2025Updated 11 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog compiler and language services☆1,173Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- ☆136Nov 17, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Veryl: A Modern Hardware Description Language☆1,050Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- Filelist generator☆21Oct 14, 2026Updated 2 weeks ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- The UVM written in Python☆572Updated this week
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 2 weeks ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- A fast VHDL language server and analysis library written in Rust☆516Oct 5, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week