Alternatives and similar repositories for svlint

Users that are interested in svlint are comparing it to the libraries listed below

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆449Updated 6 months ago
• dalance / svls
  SystemVerilog language server
  ☆530Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 5 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆342Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆417Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆322Updated 2 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆422Updated last week
• imc-trading / svlangserver
  ☆119Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆232Updated 2 weeks ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆422Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆261Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆666Updated 3 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 7 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆531Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆658Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆209Updated 6 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆605Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆470Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆646Updated 3 weeks ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆182Updated 9 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆455Updated 3 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆271Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 7 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆588Updated 5 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆298Updated last week
• SpinalHDL / NaxRiscv
  ☆295Updated last month
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆196Updated 8 years ago