SystemVerilog linter
☆388Nov 6, 2025Updated 8 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆582Jul 14, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,892Updated this week
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- SystemVerilog compiler and language services☆1,089Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆466Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆137Nov 17, 2025Updated 8 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- Veryl: A Modern Hardware Description Language☆985Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Filelist generator☆21Jun 23, 2026Updated 3 weeks ago
- Open source implementation of a Verilog formatter☆185Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆780Jul 2, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Code generation tool for control and status registers☆462Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,754Updated this week
- Common SystemVerilog components☆766Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆674Jul 7, 2026Updated 2 weeks ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆379Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated last month
- The UVM written in Python☆560Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,625Updated this week
- cocotb: Python-based chip (RTL) verification☆2,447Updated this week
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- A fast VHDL language server and analysis library written in Rust☆500Jul 13, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆225Jun 21, 2026Updated last month
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Hardware Description Languages☆1,162Jul 9, 2026Updated last week
- Basic Common Modules☆48Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆726Dec 14, 2025Updated 7 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆838May 14, 2026Updated 2 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,435Jul 2, 2026Updated 2 weeks ago