SystemVerilog linter
☆381Nov 6, 2025Updated 6 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆575Apr 2, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,039Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆133Nov 17, 2025Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Veryl: A Modern Hardware Description Language☆935May 14, 2026Updated last week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- Common SystemVerilog components☆747May 7, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 3 weeks ago
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The UVM written in Python☆538Apr 27, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- Basic Common Modules☆48Apr 30, 2026Updated 3 weeks ago
- A fast VHDL language server and analysis library written in Rust☆483Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆826May 14, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆712Dec 14, 2025Updated 5 months ago
- ☆21Apr 15, 2026Updated last month
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated last month