SystemVerilog linter
☆379Nov 6, 2025Updated 4 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below
Sorting:
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog compiler and language services☆985Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆131Nov 17, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- Veryl: A Modern Hardware Description Language☆897Updated this week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- Common SystemVerilog components☆728Updated this week
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- The UVM written in Python☆510Mar 9, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,284Mar 13, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,519Mar 11, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Hardware Description Languages☆1,127Jul 14, 2025Updated 8 months ago
- A fast VHDL language server and analysis library written in Rust☆464Feb 22, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- Basic Common Modules☆46Mar 11, 2026Updated last week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆820Mar 12, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆702Dec 14, 2025Updated 3 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆927Updated this week
- ☆21Mar 12, 2026Updated last week