SystemVerilog linter
☆387Nov 6, 2025Updated 7 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆581Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- SystemVerilog compiler and language services☆1,078Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆134Nov 17, 2025Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Jun 24, 2026Updated last week
- Veryl: A Modern Hardware Description Language☆960Updated this week
- SystemVerilog to Verilog conversion☆737Mar 28, 2026Updated 3 months ago
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,700Jun 24, 2026Updated last week
- Common SystemVerilog components☆762Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆464May 30, 2026Updated last month
- A dependency management tool for hardware projects.☆378Updated this week
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆522Jun 23, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The UVM written in Python☆556Updated this week
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- Repurposing existing HDL tools to help writing better code☆223Jun 21, 2026Updated last week
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated last year
- Basic Common Modules☆48Jun 24, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆496Jun 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- ☆21Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆986Jun 18, 2026Updated last week