SystemVerilog linter
☆380Nov 6, 2025Updated 5 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆574Apr 2, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- A SystemVerilog Language Server☆196Nov 30, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- SystemVerilog compiler and language services☆1,014Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆133Nov 17, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Veryl: A Modern Hardware Description Language☆921Updated this week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Common SystemVerilog components☆738Updated this week
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The UVM written in Python☆534Apr 20, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,339Apr 24, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- Basic Common Modules☆48Mar 18, 2026Updated last month
- A fast VHDL language server and analysis library written in Rust☆478Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆822Apr 22, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆708Dec 14, 2025Updated 4 months ago
- ☆21Apr 15, 2026Updated 2 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆957Apr 21, 2026Updated last week