dalance / svlint

Related projects ⓘ

Alternatives and complementary repositories for svlint

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆405Updated this week
• dalance / svls
  SystemVerilog language server
  ☆466Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆295Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆363Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆557Updated 2 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆246Updated 2 weeks ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆328Updated 3 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 2 weeks ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆198Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆369Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆403Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆280Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆520Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆232Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆371Updated 3 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆637Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆613Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆168Updated this week
• imc-trading / svlangserver
  ☆100Updated 5 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆444Updated this week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆252Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆485Updated 9 months ago
• VHDL-LS / rust_hdl
  ☆344Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆359Updated 3 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆264Updated last year
• SpinalHDL / NaxRiscv
  ☆269Updated last month