Alternatives and similar repositories for svlint

Users that are interested in svlint are comparing it to the libraries listed below

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆461Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆557Updated 2 weeks ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆194Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆438Updated 4 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆441Updated 2 weeks ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆244Updated 4 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆222Updated last year
• imc-trading / svlangserver
  ☆129Updated 2 months ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆455Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆561Updated 3 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆696Updated 2 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆270Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆700Updated last month
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆147Updated 11 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆486Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆190Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆290Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆476Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆638Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆315Updated 3 weeks ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆351Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆313Updated 6 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆259Updated 11 months ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆109Updated this week
• subbdue / systemverilog.io
  Code used in
  ☆201Updated 8 years ago
• ucb-bar / berkeley-hardfloat
  ☆365Updated 4 months ago