SystemVerilog linter
☆393Nov 6, 2025Updated 11 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆585Sep 14, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,955Sep 23, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 10 months ago
- SystemVerilog compiler and language services☆1,157Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- ☆137Nov 17, 2025Updated 10 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Veryl: A Modern Hardware Description Language☆1,042Updated this week
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Filelist generator☆21Sep 14, 2026Updated 3 weeks ago
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,001Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog support in VS Code☆157Sep 13, 2026Updated 3 weeks ago
- The UVM written in Python☆573Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated 2 weeks ago
- A fast VHDL language server and analysis library written in Rust☆513Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Hardware Description Languages☆1,181Jul 9, 2026Updated 3 months ago
- Basic Common Modules☆48Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Sep 24, 2026Updated 2 weeks ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆848Oct 3, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago