SystemVerilog linter
☆393Nov 6, 2025Updated 10 months ago
Alternatives and similar repositories for svlint
Users that are interested in svlint are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆585Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,938Updated this week
- A SystemVerilog Language Server☆210Nov 30, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,144Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- ☆137Nov 17, 2025Updated 10 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆394Updated this week
- Veryl: A Modern Hardware Description Language☆1,038Updated this week
- SystemVerilog to Verilog conversion☆753Aug 18, 2026Updated last month
- Filelist generator☆21Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- An abstraction library for interfacing EDA tools☆795Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,935Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Common SystemVerilog components☆799Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆681Sep 8, 2026Updated last week
- 👾 Design ∪ Hardware☆79Updated this week
- A dependency management tool for hardware projects.☆393Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog support in VS Code☆156Updated this week
- The UVM written in Python☆570Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆548Sep 9, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,702Updated this week
- cocotb: Python-based chip (RTL) verification☆2,510Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- A fast VHDL language server and analysis library written in Rust☆510Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Hardware Description Languages☆1,171Jul 9, 2026Updated 2 months ago
- Basic Common Modules☆48Sep 3, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Sep 11, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,461Sep 12, 2026Updated last week