draws an SVG schematic from a JSON netlist
☆836Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆123May 13, 2026Updated 5 months ago
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 3 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,785Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- SystemVerilog compiler and language services☆1,174Updated this week
- cocotb: Python-based chip (RTL) verification☆2,558Updated this week
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Export netlists from Yosys to DigitalJS☆62May 28, 2026Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- A modern hardware definition language and toolchain based on Python☆2,119Sep 18, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- Hardware Description Languages☆1,184Jul 9, 2026Updated 3 months ago
- User-friendly explanation of Yosys options☆114Sep 25, 2021Updated 5 years ago
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- A mixed signal netlist language (pre-alpha)☆62Aug 20, 2018Updated 8 years ago
- Digital timing diagram rendering engine☆3,515Oct 25, 2026Updated last week
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- VHDL compiler and simulator☆900Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- An open-source static random access memory (SRAM) compiler.☆1,169Updated this week
- Universal utility for programming FPGA☆1,781Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,281Updated this week
- Build your hardware, easily!☆4,186Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆124Oct 22, 2026Updated last week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆507Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- A Python toolbox for building complex digital hardware☆1,330Jan 5, 2026Updated 9 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 26, 2026Updated last week
- A complete open-source design-for-testing (DFT) Solution☆210Aug 30, 2025Updated last year
- Icarus Verilog☆3,709Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week