Alternatives and similar repositories for netlistsvg

Users that are interested in netlistsvg are comparing it to the libraries listed below

• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆680Updated 2 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆733Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆594Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆415Updated 11 months ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,380Updated last week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,294Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆805Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆483Updated 2 weeks ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,183Updated last week
• nickg / nvc
  VHDL compiler and simulator
  ☆760Updated last week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆354Updated this week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,581Updated this week
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆427Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆418Updated last week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆883Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆842Updated 6 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆907Updated this week
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆599Updated 5 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆693Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆613Updated 8 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆282Updated last year
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,029Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆298Updated last week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆458Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆352Updated this week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆434Updated 3 years ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆311Updated 6 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,087Updated 5 months ago