draws an SVG schematic from a JSON netlist
☆800Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆120May 13, 2026Updated last month
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,553Updated this week
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆774Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆329Jun 30, 2025Updated last year
- nextpnr portable FPGA place and route tool☆1,704Jun 21, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,078Updated this week
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- VHDL compiler and simulator☆851Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,037May 25, 2026Updated last month
- VHDL synthesis (based on ghdl)☆367Jun 22, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,664Jun 25, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- magma circuits☆263Oct 19, 2024Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated 2 weeks ago
- An open-source static random access memory (SRAM) compiler.☆1,084Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- A Parser for KiCad EESCHEMA netlists.☆27Jan 22, 2026Updated 5 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆477Jun 16, 2026Updated 2 weeks ago
- Digital timing diagram rendering engine☆3,435Jun 13, 2026Updated 3 weeks ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,849Mar 25, 2026Updated 3 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Jun 26, 2026Updated last week
- Build your hardware, easily!☆3,969Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,245Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- A Python toolbox for building complex digital hardware☆1,328Jan 5, 2026Updated 5 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆705Dec 26, 2025Updated 6 months ago