Alternatives and similar repositories for netlistsvg:

Users that are interested in netlistsvg are comparing it to the libraries listed below

• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆375Updated 2 months ago
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆326Updated 3 weeks ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆388Updated 3 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆382Updated last week
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,400Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆600Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,250Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆573Updated 4 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆598Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆378Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆429Updated last week
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,257Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• nickg / nvc
  VHDL compiler and simulator
  ☆668Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆977Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆763Updated this week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 11 months ago
• phanrahan / magma
  magma circuits
  ☆258Updated 4 months ago
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,502Updated last week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆428Updated last week
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆398Updated 2 years ago
• trabucayre / openFPGALoader
  Universal utility for programming FPGA
  ☆1,281Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆939Updated this week
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆515Updated 2 weeks ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,061Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,006Updated last month
• YosysHQ / icestorm
  Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)
  ☆1,041Updated last month
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆295Updated 3 years ago