draws an SVG schematic from a JSON netlist
☆792Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆119May 13, 2026Updated last week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,464Updated this week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆325Jun 30, 2025Updated 10 months ago
- nextpnr portable FPGA place and route tool☆1,671Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- D3.js based wave (signal) visualizer☆68May 13, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Hardware Description Languages☆1,147Apr 6, 2026Updated last month
- VHDL compiler and simulator☆817Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆2,010Apr 28, 2026Updated 3 weeks ago
- VHDL synthesis (based on ghdl)☆362May 14, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,635Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,060May 15, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- A Parser for KiCad EESCHEMA netlists.☆26Jan 22, 2026Updated 4 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆463May 14, 2026Updated last week
- Digital timing diagram rendering engine☆3,404Apr 3, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆237Updated this week
- Build your hardware, easily!☆3,884Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,226Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,324Jan 5, 2026Updated 4 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆696Dec 26, 2025Updated 4 months ago