Alternatives and similar repositories for netlistsvg:

Users that are interested in netlistsvg are comparing it to the libraries listed below

• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆278Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆368Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆657Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆587Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆381Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,235Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆585Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆421Updated last week
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆781Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆665Updated this week
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆294Updated 3 years ago
• RTimothyEdwards / magic
  Magic VLSI Layout Tool
  ☆507Updated 2 weeks ago
• StefanSchippers / xschem
  A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…
  ☆356Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆637Updated 2 months ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 10 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆285Updated 4 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆605Updated 6 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆937Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆317Updated last month
• kevinpt / symbolator
  HDL symbol generator
  ☆187Updated last year
• YosysHQ / nextpnr
  nextpnr portable FPGA place and route tool
  ☆1,360Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• phanrahan / magma
  magma circuits
  ☆255Updated 3 months ago
• m-labs / migen
  A Python toolbox for building complex digital hardware
  ☆1,247Updated 2 weeks ago
• wavedrom / bitfield
  bit field diagram renderer
  ☆352Updated 11 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆419Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆384Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆513Updated last week
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆861Updated 2 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆409Updated 4 months ago