draws an SVG schematic from a JSON netlist
☆777Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆116Feb 27, 2024Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- HDL symbol generator☆201Feb 2, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- nextpnr portable FPGA place and route tool☆1,631Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 7 months ago
- cocotb: Python-based chip (RTL) verification☆2,289Updated this week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,396Feb 13, 2026Updated last month
- Hardware Description Languages☆1,131Updated this week
- VHDL compiler and simulator☆785Mar 17, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A modern hardware definition language and toolchain based on Python☆1,953Mar 16, 2026Updated last week
- VHDL synthesis (based on ghdl)☆356Mar 14, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,576Updated this week
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆927Mar 16, 2026Updated last week
- magma circuits☆265Oct 19, 2024Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- A Parser for KiCad EESCHEMA netlists.☆26Jan 22, 2026Updated 2 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆451Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,726Sep 15, 2025Updated 6 months ago
- Digital timing diagram rendering engine☆3,358Jul 10, 2025Updated 8 months ago
- Build your hardware, easily!☆3,787Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- A Python toolbox for building complex digital hardware☆1,320Jan 5, 2026Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆691Dec 26, 2025Updated 2 months ago