draws an SVG schematic from a JSON netlist
☆813Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆122May 13, 2026Updated 3 months ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,663Updated this week
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆786Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- nextpnr portable FPGA place and route tool☆1,724Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,110Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- D3.js based wave (signal) visualizer☆68Jun 9, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,447Updated this week
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- VHDL compiler and simulator☆872Updated this week
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- VHDL synthesis (based on ghdl)☆369Jun 22, 2026Updated last month
- A modern hardware definition language and toolchain based on Python☆2,066Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A mixed signal netlist language (pre-alpha)☆62Aug 20, 2018Updated 7 years ago
- Universal utility for programming FPGA☆1,705Updated this week
- magma circuits☆265Oct 19, 2024Updated last year
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆489Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 6 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,004Jul 23, 2026Updated 3 weeks ago
- A Parser for KiCad EESCHEMA netlists.☆27Jan 22, 2026Updated 6 months ago
- An open-source static random access memory (SRAM) compiler.☆1,115Jul 18, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,896Mar 25, 2026Updated 4 months ago
- Digital timing diagram rendering engine☆3,459Jul 8, 2026Updated last month
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,257Updated this week
- Build your hardware, easily!☆4,041Aug 6, 2026Updated last week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆710Dec 26, 2025Updated 7 months ago