draws an SVG schematic from a JSON netlist
☆789Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- D3.js and ELK based schematic visualizer☆119Feb 27, 2024Updated 2 years ago
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,423Updated this week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- nextpnr portable FPGA place and route tool☆1,658Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- SystemVerilog compiler and language services☆1,014Apr 26, 2026Updated last week
- D3.js based wave (signal) visualizer☆68Aug 19, 2025Updated 8 months ago
- cocotb: Python-based chip (RTL) verification☆2,354Updated this week
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Hardware Description Languages☆1,142Apr 6, 2026Updated 3 weeks ago
- VHDL compiler and simulator☆810Apr 25, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- A modern hardware definition language and toolchain based on Python☆1,998Apr 24, 2026Updated last week
- VHDL synthesis (based on ghdl)☆359Mar 14, 2026Updated last month
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Universal utility for programming FPGA☆1,615Apr 26, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆957Apr 21, 2026Updated last week
- An open-source static random access memory (SRAM) compiler.☆1,048Apr 17, 2026Updated 2 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 2 months ago
- A Parser for KiCad EESCHEMA netlists.☆26Jan 22, 2026Updated 3 months ago
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆458Updated this week
- Digital timing diagram rendering engine☆3,390Apr 3, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,769Mar 25, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Updated this week
- Build your hardware, easily!☆3,851Apr 27, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated 3 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆694Dec 26, 2025Updated 4 months ago