draws an SVG schematic from a JSON netlist
☆770Jan 25, 2024Updated 2 years ago
Alternatives and similar repositories for netlistsvg
Users that are interested in netlistsvg are comparing it to the libraries listed below
Sorting:
- D3.js and ELK based schematic visualizer☆115Feb 27, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Sphinx Extension which generates various types of diagrams from Verilog code.☆65Sep 25, 2023Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,623Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,389Feb 13, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- VHDL compiler and simulator☆778Feb 25, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆1,910Feb 16, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,115Jul 14, 2025Updated 7 months ago
- magma circuits☆265Oct 19, 2024Updated last year
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- Universal utility for programming FPGA☆1,554Updated this week
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆444Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- Export netlists from Yosys to DigitalJS☆58Feb 24, 2026Updated last week
- User-friendly explanation of Yosys options☆113Sep 25, 2021Updated 4 years ago
- Digital timing diagram rendering engine☆3,353Jul 10, 2025Updated 7 months ago
- A High-performance Timing Analysis Tool for VLSI Systems☆690Dec 26, 2025Updated 2 months ago
- A mixed signal netlist language (pre-alpha)☆61Aug 20, 2018Updated 7 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆914Feb 23, 2026Updated last week
- A Python toolbox for building complex digital hardware☆1,322Jan 5, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- The Xyce™ Parallel Electronic Simulator☆113Feb 23, 2026Updated last week