网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR
☆148Jul 20, 2023Updated 2 years ago
Alternatives and similar repositories for yolov5-fpga-hardware-acceleration
Users that are interested in yolov5-fpga-hardware-acceleration are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆33Sep 4, 2023Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆280Apr 1, 2024Updated 2 years ago
- yolov5-acceleration-fpga☆11Jun 25, 2025Updated 10 months ago
- 2023集创赛紫光同创杯一等奖项目☆174Jan 7, 2024Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆55Jan 12, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆242Oct 16, 2025Updated 6 months ago
- 基于FPGA量化的人脸口罩检测☆23Aug 24, 2021Updated 4 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆912Jul 29, 2024Updated last year
- Implement Tiny YOLO v3 on ZYNQ☆315Apr 14, 2025Updated last year
- HLS_YOLOV3☆27Jan 11, 2024Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆34Mar 2, 2022Updated 4 years ago
- ☆21Apr 4, 2024Updated 2 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆67Apr 8, 2024Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Jul 19, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆550Jul 17, 2025Updated 9 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆36Nov 7, 2024Updated last year
- CNN Implemetation on ZYNQ-7010☆25Sep 24, 2023Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆108Sep 9, 2018Updated 7 years ago
- 一个开源的FPGA神经网络加速器。☆196Sep 4, 2023Updated 2 years ago
- ☆35Sep 17, 2021Updated 4 years ago
- 2024嵌赛FPGA紫光同创赛题三——PixelFuze☆13Nov 10, 2024Updated last year
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆22May 7, 2024Updated 2 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆197Mar 20, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Apr 10, 2020Updated 6 years ago
- ☆17Apr 6, 2022Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆107Mar 14, 2025Updated last year
- FPGA-based SNN Accelerator Toy☆41Apr 17, 2026Updated 3 weeks ago
- A network slimming-based pruning method for YOLOv8.☆38Jun 10, 2024Updated last year
- it is a set for all the respository of the project.☆101Jul 23, 2019Updated 6 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。☆309Aug 16, 2018Updated 7 years ago
- 可运行☆40Jul 1, 2022Updated 3 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆57Apr 19, 2023Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆255Apr 10, 2023Updated 3 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆23Jul 30, 2021Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆14Jul 28, 2021Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 3 years ago
- some interesting demos for starters☆96Dec 2, 2022Updated 3 years ago
- fpga跑sobel识别算法☆47Mar 15, 2021Updated 5 years ago