matsuda-slab / YOLO_ZYNQ_MASTER
Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA
☆28Updated 3 years ago
Alternatives and similar repositories for YOLO_ZYNQ_MASTER:
Users that are interested in YOLO_ZYNQ_MASTER are comparing it to the libraries listed below
- ☆52Updated last year
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆97Updated last year
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆56Updated last year
- ☆29Updated 3 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 8 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- HLS_YOLOV3☆25Updated last year
- 可运行☆31Updated 2 years ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆20Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆50Updated last month
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago
- FPGA实现动态图像识别☆19Updated 4 years ago
- ☆225Updated last year
- some interesting demos for starters☆73Updated 2 years ago
- yolov5-acceleration-fpga☆10Updated this week
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Implement Tiny YOLO v3 on ZYNQ☆286Updated 2 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆74Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆78Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINN☆31Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开 发板上实现了卷积池化全连接层等硬件加速计算。☆42Updated last month
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆163Updated 5 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆141Updated 2 years ago
- Use Vitis AI to deploy yolov5 on ZCU104☆35Updated 3 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆22Updated 4 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago