markcxli / FPGA_DPU
This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆47Updated 5 years ago
Alternatives and similar repositories for FPGA_DPU:
Users that are interested in FPGA_DPU are comparing it to the libraries listed below
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆15Updated 4 years ago
- Zynq-7000 DPU TRD☆44Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 weeks ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆26Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆38Updated last year
- ☆43Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆67Updated last year
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- ☆60Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆22Updated 2 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆54Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆14Updated 3 years ago
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Updated 4 years ago
- Hardware accelerator for convolutional neural networks☆34Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆27Updated 2 years ago
- FPGA/AES/LeNet/VGG16☆93Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆47Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago