This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆66Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA_DPU
Users that are interested in FPGA_DPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆34Nov 7, 2024Updated last year
- ☆57Apr 19, 2023Updated 3 years ago
- ☆15Mar 25, 2020Updated 6 years ago
- Verilog implementation of the generator of DCGAN on FPGA☆11May 21, 2018Updated 8 years ago
- Projects for the UltraMYIR FPGA development board☆13Sep 17, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆32Mar 31, 2025Updated last year
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆16Aug 15, 2020Updated 6 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆326Apr 14, 2025Updated last year
- ☆24May 14, 2025Updated last year
- ☆14Aug 5, 2023Updated 3 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆292Dec 5, 2019Updated 6 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆25May 15, 2024Updated 2 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 5 years ago
- "Forked" from Xilinx/Edge-AI-Platform-Tutorials☆18Dec 14, 2019Updated 6 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆123Mar 14, 2025Updated last year
- c++ version of ViT☆13Nov 13, 2022Updated 3 years ago
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆12Nov 18, 2019Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆78Jul 31, 2018Updated 8 years ago
- ☆15Mar 17, 2026Updated 7 months ago
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆72Apr 8, 2024Updated 2 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆36Oct 4, 2023Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆33Dec 21, 2020Updated 5 years ago
- ☆29Jan 16, 2026Updated 9 months ago
- kcf tracker of FPGA Accelerate☆10Jul 20, 2017Updated 9 years ago
- code of blog☆17Sep 7, 2020Updated 6 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- Implementation of Input Stationary, Weight Stationary and Output Stationary dataflow for given neural network on a tiled architecture☆10Apr 19, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆296Apr 1, 2024Updated 2 years ago
- Major project - kannada LLM for farmers☆12May 20, 2024Updated 2 years ago
- A GPT-GNN based verilog netlist partitioner for 3D IC design☆12Jul 9, 2025Updated last year
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- MLIR-based Compiler for CGRA SoC☆19Sep 21, 2026Updated last month