markcxli / FPGA_DPULinks
This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆57Updated 5 years ago
Alternatives and similar repositories for FPGA_DPU
Users that are interested in FPGA_DPU are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆33Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- ☆65Updated 6 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆15Updated 4 years ago
- ☆46Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- AIChip 2021 project, NCKU☆18Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated 11 months ago
- Designing CNN accelerator using a Xilinx FPGA board and comparing performance with CPU.☆21Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- ☆53Updated 2 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆72Updated last year