markcxli / FPGA_DPULinks
This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆55Updated 5 years ago
Alternatives and similar repositories for FPGA_DPU
Users that are interested in FPGA_DPU are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 4 months ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆46Updated 7 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆42Updated last year
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆52Updated 3 years ago
- ☆65Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- The project is a simple example about how to use TensorFlow to train a ConNet model from labeled dataset and then use Vitis AI tools to d…☆15Updated 4 years ago
- Pynq computer vision examples with an OV5640 camera☆47Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆51Updated 7 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆75Updated last year
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 months ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago