markcxli / FPGA_DPU
This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆42Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA_DPU
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- Convolution Neural Network of vgg19 model in verilog☆44Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆21Updated 2 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆75Updated this week
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆34Updated last year
- ☆43Updated 6 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆26Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆67Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- Pynq computer vision examples with an OV5640 camera☆45Updated 4 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆24Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- ☆60Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago