This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆63Dec 18, 2019Updated 6 years ago
Alternatives and similar repositories for FPGA_DPU
Users that are interested in FPGA_DPU are comparing it to the libraries listed below
Sorting:
- ☆56Apr 19, 2023Updated 2 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- ☆21May 14, 2025Updated 9 months ago
- 本仓库储存了全志V3s芯片的开发板相关资料。仓库中包含了开发板原理图、PCB和制造文件以及相对应的u-boot、Linux Kernel、Buildroot的构建脚本。This repository stores development board related inf…☆13Sep 5, 2023Updated 2 years ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Design of an image generator to represent a street scene. Can be used as a stand-alone design for image generator or as a test pattern ge…☆11Nov 18, 2019Updated 6 years ago
- ☆15Mar 25, 2020Updated 5 years ago
- ☆31Nov 7, 2024Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emula…☆17Mar 22, 2017Updated 8 years ago
- code of blog☆17Sep 7, 2020Updated 5 years ago
- Apache NuttX RTOS on FPGA☆15Feb 20, 2024Updated 2 years ago
- OpenDLA for trying the demo and FPGA solution☆17Jul 28, 2022Updated 3 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Free TPU for FPGA with compiler supporting Pytorch/Caffe/Darknet/NCNN. An AI processor for using Xilinx FPGA to solve image classificatio…☆273May 6, 2023Updated 2 years ago
- 2020 xilinx summer school☆19Aug 13, 2020Updated 5 years ago
- Migrate Xilinx edge AI solution to PYNQ☆17Nov 3, 2020Updated 5 years ago
- Implement Tiny YOLO v3 on ZYNQ☆312Apr 14, 2025Updated 10 months ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆24May 15, 2024Updated last year
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆99Mar 14, 2025Updated 11 months ago
- Verilog Driver for the ILI9341 TFT Module☆26Jan 28, 2022Updated 4 years ago
- Verilog implementation of an SPI slave interface. Intially targetted for Atlys devkit (Xilinx Spartan-6) controlled by TotalPhase Cheetah…☆41Jan 8, 2025Updated last year
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Codes to implement MobileNet V2 in a FPGA☆28Dec 21, 2020Updated 5 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆30Feb 23, 2024Updated 2 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- An Open Source Deep Learning Inference Engine Based on FPGA☆163Jan 29, 2021Updated 5 years ago
- AUTOMATIC VHDL GENERATION FOR CNN MODELS☆32Nov 16, 2022Updated 3 years ago
- [FPGA'21] CoDeNet is an efficient object detection model on PyTorch, with SOTA performance on VOC and COCO based on CenterNet and Co-Desi…☆28Feb 7, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆270Apr 1, 2024Updated last year
- PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices☆37Jan 31, 2024Updated 2 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆37Jun 17, 2025Updated 8 months ago
- ☆31Aug 8, 2020Updated 5 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆49Jul 31, 2024Updated last year
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Nov 29, 2024Updated last year
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32May 15, 2023Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆81Apr 28, 2023Updated 2 years ago
- A DNN Accelerator implemented with RTL.☆69Jan 9, 2025Updated last year