markcxli / FPGA_DPULinks
This project is to implement YOLO v3 on Xilinx FPGA with DPU
☆64Updated 5 years ago
Alternatives and similar repositories for FPGA_DPU
Users that are interested in FPGA_DPU are comparing it to the libraries listed below
Sorting:
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- CNN accelerator implemented with Spinal HDL☆154Updated last year
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Zynq-7000 DPU TRD☆46Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- ☆70Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆52Updated 8 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- DPU on PYNQ☆228Updated 2 months ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FREE TPU V3plus for FPGA is the free version of a commercial AI processor (EEP-TPU) for Deep Learning EDGE Inference☆159Updated 2 years ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆48Updated 2 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Pynq computer vision examples with an OV5640 camera☆55Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆154Updated 7 months ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- Design for 4 x 4 Matrix Multiplication using Verilog☆34Updated 10 years ago
- Hardware accelerator for convolutional neural networks☆57Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆48Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago