qing-2 / PYNQ-YOLOv2Links
可运行
☆39Updated 3 years ago
Alternatives and similar repositories for PYNQ-YOLOv2
Users that are interested in PYNQ-YOLOv2 are comparing it to the libraries listed below
Sorting:
- ☆56Updated 2 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆94Updated 8 months ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆30Updated 3 years ago
- some interesting demos for starters☆91Updated 3 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆136Updated 2 years ago
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆19Updated last year
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆260Updated last year
- Low-Precision YOLO on PYNQ with FINN☆33Updated 2 years ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆85Updated 4 years ago
- ☆33Updated 4 years ago
- FPGA☆159Updated last year
- ☆63Updated 3 years ago
- Implement Tiny YOLO v3 on ZYNQ☆307Updated 7 months ago
- This repository provides an FPGA-based solution for executing object detection, focusing specifically on the popular YOLOv5 model archite…☆31Updated 2 years ago
- HLS_YOLOV3☆25Updated last year
- A DNN Accelerator implemented with RTL.☆68Updated 11 months ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆66Updated last year
- ☆37Updated 4 years ago
- FPGA project☆231Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆40Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆191Updated last year
- Codes to implement MobileNet V2 in a FPGA☆28Updated 4 years ago
- Efficient FPGA-Based Accelerator for Convolutional Neural Networks☆34Updated last year
- Convolutional Neural Network RTL-level Design☆72Updated 4 years ago