qing-2 / PYNQ-YOLOv2Links
可运行
☆35Updated 3 years ago
Alternatives and similar repositories for PYNQ-YOLOv2
Users that are interested in PYNQ-YOLOv2 are comparing it to the libraries listed below
Sorting:
- ☆54Updated 2 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆29Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆76Updated 5 months ago
- ☆246Updated last year
- some interesting demos for starters☆82Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆14Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实现了卷积池化全连接层等硬件加速计算。☆61Updated 5 months ago
- 【入门项目】 基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆159Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆116Updated 2 years ago
- HLS_YOLOV3☆26Updated last year
- 一个开源的FPGA神经网络加速器。☆172Updated last year
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆80Updated 4 years ago
- ☆62Updated 2 years ago
- Implement Tiny YOLO v3 on ZYNQ☆298Updated 4 months ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆78Updated 3 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 3 years ago
- ☆31Updated 3 years ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆64Updated last year
- ☆26Updated 2 years ago
- Low-Precision YOLO on PYNQ with FINN☆33Updated last year
- FPGA☆158Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆192Updated 9 months ago
- ☆10Updated 3 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆41Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- yolov5-acceleration-fpga☆10Updated 2 months ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆185Updated last year