qing-2 / PYNQ-YOLOv2
可运行
☆30Updated 2 years ago
Alternatives and similar repositories for PYNQ-YOLOv2:
Users that are interested in PYNQ-YOLOv2 are comparing it to the libraries listed below
- ☆51Updated last year
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆78Updated last year
- ☆29Updated 3 years ago
- 搭建卷积神经网络并利用FPGA加速实现交通标志识别☆26Updated 4 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆70Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- some interesting demos for starters☆69Updated 2 years ago
- Nuclei E203 with yolo accelerator based on xc7k325☆10Updated 7 months ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- HLS_YOLOV3☆23Updated last year
- MNIST using tensorflow, c++ and fpga (zynq7010)☆26Updated last year
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆135Updated last year
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆76Updated 3 years ago
- This repository contains all the necessary material to implement a YOLOv3 object detection algorithm on the PYNQ-Z2 FPGA. There is a step…☆42Updated 3 months ago
- YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board☆18Updated 3 years ago
- Low-Precision YOLO on PYNQ with FINN☆30Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆137Updated 3 months ago
- a Real-time image recognition project with RTL accelerator and ZYNQ Architecture☆47Updated 10 months ago
- ☆16Updated 2 years ago
- ☆60Updated 2 years ago
- ☆207Updated 10 months ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- ☆13Updated last year
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆32Updated last month
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- An AIoT project based on PYNQ-Z2 FPGA Evaluation board. Reading image from usb camera and running yolov3-tiny detection with DPU and usin…☆11Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆77Updated 3 years ago
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆147Updated 10 months ago