dhm2013724 / Xilinx_FPGA_HLS-Mapping-Neural-Network-to-HardwareLinks
At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
☆31Updated 6 years ago
Alternatives and similar repositories for Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
Users that are interested in Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- 中文:☆104Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆102Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- ☆48Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- ☆33Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆71Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆185Updated 8 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆188Updated last year
- PYNQ学习资料☆171Updated 5 years ago
- ☆250Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆324Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 6 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- ☆55Updated 2 years ago