At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
☆31Jan 9, 2019Updated 7 years ago
Alternatives and similar repositories for Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
Users that are interested in Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 25, 2020Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- HLS code for a BNN accelerator☆17Sep 13, 2018Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- FPGA and GPU acceleration of LeNet5☆36Jul 9, 2019Updated 6 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- MVDR beamformer written in python☆10Jul 2, 2021Updated 4 years ago
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 8 months ago
- ☆49May 21, 2018Updated 8 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆26Mar 21, 2018Updated 8 years ago
- Deep Learning Compression and Acceleration SDK -- deep model compression for Edge and IoT embedded systems, and deep model acceleration f…☆20Mar 17, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- Implement Tiny YOLO v3 on ZYNQ☆318Apr 14, 2025Updated last year
- Repository for Federated Learning with Differential Privacy☆11May 28, 2022Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆18Sep 17, 2022Updated 3 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆228Apr 22, 2019Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- ☆253Oct 13, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- ☆16Feb 7, 2014Updated 12 years ago
- Documentation for Digital Design course☆21May 19, 2026Updated last month
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- ☆32Apr 21, 2019Updated 7 years ago
- Implemented The UART with FIFO☆16Jul 4, 2019Updated 6 years ago
- An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluations☆21Apr 14, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆205Jan 10, 2024Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 6 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- This repository is a collection of codes generated for optimizing the echo state network for RUL prediction of airplane engines☆10Oct 11, 2021Updated 4 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago