dhm2013724 / Xilinx_FPGA_HLS-Mapping-Neural-Network-to-HardwareLinks
At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
☆31Updated 6 years ago
Alternatives and similar repositories for Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
Users that are interested in Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware are comparing it to the libraries listed below
Sorting:
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- 中文:☆101Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- ☆47Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆67Updated 7 months ago
- FPGA/AES/LeNet/VGG16☆106Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 6 years ago
- ☆33Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆54Updated 2 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆158Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆186Updated last year
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- PYNQ学习资料☆164Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago