At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
☆31Jan 9, 2019Updated 7 years ago
Alternatives and similar repositories for Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
Users that are interested in Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware are comparing it to the libraries listed below
Sorting:
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆896Jul 29, 2024Updated last year
- ☆15Mar 25, 2020Updated 5 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- ☆56Apr 19, 2023Updated 2 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Dec 18, 2017Updated 8 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Jul 9, 2019Updated 6 years ago
- Deep Learning Compression and Acceleration SDK -- deep model compression for Edge and IoT embedded systems, and deep model acceleration f…☆20Mar 17, 2018Updated 7 years ago
- ☆48May 21, 2018Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- 2019 SEU-Xilinx Summer School☆50Jul 26, 2019Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 7 years ago
- Hand written number classification done in hardware (De1-SoC board) using neural networks☆25Mar 21, 2018Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Jan 28, 2017Updated 9 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 8 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 6 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆87May 30, 2021Updated 4 years ago
- ☆32Apr 21, 2019Updated 6 years ago
- Code for reproducing work of ICML 2019 paper: Memory-Optimal Direct Convolutions for Maximizing Classification Accuracy in Embedded Appli…☆12Jun 8, 2019Updated 6 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆14Sep 17, 2022Updated 3 years ago
- pytorch fixed point training tool/framework☆34Oct 14, 2020Updated 5 years ago
- ☆10Jul 5, 2019Updated 6 years ago
- MVDR beamformer written in python☆10Jul 2, 2021Updated 4 years ago
- ☆10Nov 22, 2022Updated 3 years ago
- openpilot is an open source driver assistance system. openpilot performs the functions of Automated Lane Centering and Adaptive Cruise Co…☆10Jan 31, 2024Updated 2 years ago
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 6 years ago
- Code of the exercises, tests and solutions for the programming tracks in exercism.org☆10Aug 22, 2025Updated 6 months ago
- Light Cube using PYNQ☆10Aug 4, 2018Updated 7 years ago
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- 🔥 大模型 & Agent 面试八股文完全指南 | LLM & Agent Interview Preparation Guide☆50Feb 28, 2026Updated last week
- Source code for paper "Trajectory of Alternating Direction Method of Multipliers and Adaptive Acceleration" of NeurIPS 2019☆10Jan 25, 2024Updated 2 years ago
- ☆12Jun 23, 2023Updated 2 years ago
- Meta-Reinforcement Learning with Policy Residual Representation☆11Aug 15, 2019Updated 6 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆37Jul 22, 2020Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆156Jan 23, 2020Updated 6 years ago