At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA
☆31Jan 9, 2019Updated 7 years ago
Alternatives and similar repositories for Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware
Users that are interested in Xilinx_FPGA_HLS-Mapping-Neural-Network-to-Hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Mar 25, 2020Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- A demo for accelerating YOLOv2 in xilinx's fpga pynq/zedboard☆924Jul 29, 2024Updated 2 years ago
- ☆57Apr 19, 2023Updated 3 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆13Dec 18, 2017Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 7 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Mar 5, 2018Updated 8 years ago
- FPGA and GPU acceleration of LeNet5☆36Jul 9, 2019Updated 7 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆86May 30, 2021Updated 5 years ago
- OpenCV 调用 Caffe 框架以及训练好的残差神经网络进行人脸检测☆11May 15, 2018Updated 8 years ago
- ☆49May 21, 2018Updated 8 years ago
- Implement Tiny YOLO v3 on ZYNQ☆324Apr 14, 2025Updated last year
- CV工具集合☆22Jul 6, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Pytorch implementation of SphereGAN(Sphere Generative Adversarial Network Based on Geometric Moment Matching)☆15Jul 2, 2019Updated 7 years ago
- Repository for Federated Learning with Differential Privacy☆11May 28, 2022Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Nov 25, 2018Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆187Jan 28, 2017Updated 9 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆229Apr 22, 2019Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93May 25, 2019Updated 7 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- This linter plugin for SublimeLinter provides an interface to iverilog (verilog compiler).☆13Apr 16, 2024Updated 2 years ago
- Documentation for Digital Design course☆21Aug 9, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RISC-V IOMMU Demo (Linux & Bao)☆24Dec 5, 2023Updated 2 years ago
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Binary Content Addressable Memory (II-2D-BCAM)☆17Nov 10, 2024Updated last year
- A FIFO or Queue is an array of memory commonly used in hardware to transfer transfer data between two circuits with different clocks. The…☆16Nov 5, 2017Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆338Jul 9, 2019Updated 7 years ago
- A summary for existing real rain images datasets☆11Mar 24, 2021Updated 5 years ago
- An Architecture-level Fault Injection Tool for GPU Application Resilience Evaluations☆21Apr 14, 2020Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆212Jan 10, 2024Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107May 5, 2018Updated 8 years ago
- ☆34Nov 7, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Documentation of YADAN, a RISC-V Core, SoC, and Board. Designed for engineering education. // 鸭蛋的文档。☆16Jun 9, 2026Updated 2 months ago
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 7 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆116Jun 24, 2017Updated 9 years ago
- How to use LabVIEW FPGA with a MicroBlaze soft-core processor and to communicate via a UART.☆11May 13, 2018Updated 8 years ago
- A modular evaluation metrics and a benchmark for large-scale federated learning☆12Jul 25, 2024Updated 2 years ago