Veryl: A Modern Hardware Description Language
☆1,040Sep 26, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Let's write RISC-V CPU in Veryl!☆74Jul 24, 2026Updated 2 months ago
- SystemVerilog linter☆393Nov 6, 2025Updated 10 months ago
- Filelist generator☆21Sep 14, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 3 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog language server☆585Sep 14, 2026Updated 2 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆123Sep 16, 2026Updated last week
- Verylup: the Veryl toolchain installer☆13Sep 18, 2026Updated last week
- Basic Common Modules☆48Updated this week
- ☆28Aug 25, 2026Updated last month
- A framework for writing FPGA firmware using the Rust Programming Language☆507Jun 3, 2025Updated last year
- SystemVerilog compiler and language services☆1,151Updated this week
- A dependency management tool for hardware projects.☆393Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,947Updated this week
- A SystemVerilog language server based on the Slang library.☆324Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,960Updated this week
- Yosys Open SYnthesis Suite☆4,778Updated this week
- Fearless hardware design☆212Jul 23, 2026Updated 2 months ago
- A Hardware Description Language based on the Rust Programming Language☆330Apr 21, 2026Updated 5 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Hardware Description Languages☆1,177Jul 9, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆22Sep 26, 2025Updated last year
- Circuit IR Compilers and Tools☆2,244Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated 2 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,736Updated this week
- XLS: Accelerated HW Synthesis☆1,905Updated this week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,793Updated this week
- cocotb: Python-based chip (RTL) verification☆2,522Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- An abstraction library for interfacing EDA tools☆797Sep 15, 2026Updated last week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆491Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Build your hardware, easily!☆4,130Updated this week
- A modern hardware definition language and toolchain based on Python☆2,095Sep 18, 2026Updated last week