veryl-lang / veryl

Related projects ⓘ

Alternatives and complementary repositories for veryl

• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆321Updated 7 months ago
• cucapra / filament
  Fearless hardware design
  ☆160Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆496Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆314Updated last month
• dalance / svls
  SystemVerilog language server
  ☆466Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated 11 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆394Updated 2 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆247Updated last year
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆405Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆139Updated this week
• VHDL-LS / rust_hdl
  ☆344Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆246Updated 2 weeks ago
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆265Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆479Updated 2 months ago
• SpinalHDL / NaxRiscv
  ☆269Updated last month
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆203Updated 6 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆433Updated 2 weeks ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆212Updated this week
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆194Updated this week
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆41Updated 8 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆109Updated this week
• zeroasiccorp / switchboard
  Communication framework for RTL simulation and emulation.
  ☆262Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆328Updated 3 months ago
• riscv-steel / riscv-steel
  RISC-V 32-bit microcontroller developed in Verilog
  ☆156Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆513Updated this week
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆56Updated last year
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆275Updated this week