Veryl: A Modern Hardware Description Language
☆1,029Sep 4, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Let's write RISC-V CPU in Veryl!☆73Jul 24, 2026Updated last month
- SystemVerilog linter☆391Nov 6, 2025Updated 10 months ago
- Filelist generator☆21Aug 31, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language server☆584Aug 25, 2026Updated 2 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆119Aug 25, 2026Updated 2 weeks ago
- Verylup: the Veryl toolchain installer☆13Aug 25, 2026Updated 2 weeks ago
- Basic Common Modules☆48Updated this week
- ☆26Aug 25, 2026Updated 2 weeks ago
- A framework for writing FPGA firmware using the Rust Programming Language☆504Jun 3, 2025Updated last year
- SystemVerilog compiler and language services☆1,132Updated this week
- A dependency management tool for hardware projects.☆390Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- A SystemVerilog language server based on the Slang library.☆311Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,910Updated this week
- Yosys Open SYnthesis Suite☆4,740Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated last month
- A Hardware Description Language based on the Rust Programming Language☆327Apr 21, 2026Updated 4 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆437Apr 20, 2022Updated 4 years ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Hardware Description Languages☆1,170Jul 9, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆22Sep 26, 2025Updated 11 months ago
- Circuit IR Compilers and Tools☆2,237Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,430Aug 23, 2026Updated 2 weeks ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆611Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,688Updated this week
- XLS: Accelerated HW Synthesis☆1,875Updated this week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,777Updated this week
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An abstraction library for interfacing EDA tools☆793Aug 12, 2026Updated 3 weeks ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated 2 weeks ago
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- Build your hardware, easily!☆4,074Updated this week
- A modern hardware definition language and toolchain based on Python☆2,079Updated this week