Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆449Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆372Updated 2 months ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆450Updated 7 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆457Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆556Updated 2 weeks ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆262Updated last week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆424Updated 3 years ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆572Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆417Updated last year
• cucapra / filament
  Fearless hardware design
  ☆185Updated 4 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆338Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆264Updated 6 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆80Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆191Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆457Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,070Updated last week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆55Updated 3 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆514Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆753Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,723Updated 3 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆625Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆693Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated 2 weeks ago
• riscv-software-src / riscof
  ☆99Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆688Updated last month
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,144Updated last week
• SpinalHDL / NaxRiscv
  ☆301Updated last month
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆62Updated 2 years ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆681Updated 3 weeks ago