veryl-lang / verylLinks
Veryl: A Modern Hardware Description Language
☆762Updated last week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆355Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆447Updated 5 months ago
- A fast VHDL language server and analysis library written in Rust☆419Updated last week
- A framework for writing FPGA firmware using the Rust Programming Language☆401Updated 2 months ago
- SystemVerilog language server☆523Updated last week
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- Fearless hardware design☆178Updated this week
- A Hardware Description Language based on the Rust Programming Language☆231Updated last week
- FOSS Flow For FPGA☆401Updated 7 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆545Updated last week
- A dependency management tool for hardware projects.☆315Updated last month
- A hardware compiler based on LLHD and CIRCT☆263Updated last month
- A SystemVerilog Language Server☆182Updated 4 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆405Updated this week
- A configurable RTL to bitstream FPGA toolchain☆41Updated this week
- Bluespec Compiler (BSC)☆1,035Updated last month
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆56Updated this week
- VRoom! RISC-V CPU☆509Updated 11 months ago
- An HDL embedded in Rust.☆199Updated last year
- Hardware Description Languages☆1,055Updated last month
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆671Updated 2 weeks ago
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆199Updated 6 months ago
- Code generation tool for control and status registers☆418Updated last week
- A Linux-capable RISC-V multicore for and by the world☆721Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆114Updated last week
- Verilog generation tool written in Rust☆59Updated 2 years ago
- SystemVerilog to Verilog conversion☆659Updated 2 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆634Updated 3 weeks ago
- ☆583Updated last week
- Common SystemVerilog components☆649Updated this week