Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆422Updated 3 weeks ago
• dalance / svlint
  SystemVerilog linter
  ☆357Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆449Updated 6 months ago
• dalance / svls
  SystemVerilog language server
  ☆525Updated last week
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆407Updated 3 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆235Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆420Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆319Updated last month
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆544Updated last week
• cucapra / filament
  Fearless hardware design
  ☆179Updated 3 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆406Updated last week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,041Updated 2 weeks ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 5 months ago
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆62Updated 3 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆663Updated 2 months ago
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆42Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆731Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆421Updated 3 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆676Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆200Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆524Updated last week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆640Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,099Updated 6 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆373Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,639Updated 3 months ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆510Updated last year