Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆391Updated last month
• VHDL-LS / rust_hdl
  ☆412Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆352Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆219Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 4 months ago
• dalance / svls
  SystemVerilog language server
  ☆516Updated last month
• cucapra / filament
  Fearless hardware design
  ☆177Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆419Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆309Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆394Updated 6 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆261Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆540Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆175Updated 3 months ago
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆49Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆397Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,028Updated last week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated 2 weeks ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆663Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆711Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆645Updated 3 weeks ago
• SpinalHDL / NaxRiscv
  ☆292Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆403Updated last month
• riscv-non-isa / riscv-arch-test
  ☆572Updated this week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,044Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆506Updated 10 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,041Updated 5 months ago
• nananapo / veryl-riscv-book
  Let's write RISC-V CPU in Veryl!
  ☆50Updated last month
• os-fpga / open-source-fpga-resource
  A list of resources related to the open-source FPGA projects
  ☆416Updated 2 years ago
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆193Updated 5 months ago