Alternatives and similar repositories for veryl:

Users that are interested in veryl are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆341Updated last month
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆374Updated 3 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆433Updated last month
• dalance / svls
  SystemVerilog language server
  ☆504Updated last week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆411Updated 3 years ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆336Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆292Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆383Updated 3 months ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated this week
• VHDL-LS / rust_hdl
  ☆395Updated 2 weeks ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆200Updated 2 weeks ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆163Updated 2 weeks ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆527Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,015Updated 2 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,001Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆646Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated this week
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆223Updated last year
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆366Updated last year
• phanrahan / magma
  magma circuits
  ☆259Updated 6 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆475Updated 2 months ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆197Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆380Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated 2 weeks ago
• riscv-non-isa / riscv-arch-test
  ☆552Updated 2 weeks ago
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 7 months ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆210Updated last year
• minerva-cpu / minerva
  A 32-bit RISC-V soft processor
  ☆310Updated 2 months ago
• SpinalHDL / NaxRiscv
  ☆280Updated last month