veryl-lang / verylLinks
Veryl: A Modern Hardware Description Language
☆809Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below
Sorting:
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆450Updated 7 months ago
- SystemVerilog linter☆361Updated last month
- SystemVerilog language server☆542Updated 2 weeks ago
- A framework for writing FPGA firmware using the Rust Programming Language☆422Updated 4 months ago
- A fast VHDL language server and analysis library written in Rust☆431Updated 2 months ago
- Fearless hardware design☆183Updated 2 months ago
- A Hardware Description Language based on the Rust Programming Language☆246Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆421Updated 3 years ago
- FOSS Flow For FPGA☆409Updated 9 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆559Updated this week
- A dependency management tool for hardware projects.☆329Updated 2 weeks ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆428Updated last week
- Bluespec Compiler (BSC)☆1,054Updated 3 weeks ago
- A SystemVerilog Language Server☆185Updated 6 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆69Updated last week
- A configurable RTL to bitstream FPGA toolchain☆46Updated this week
- VRoom! RISC-V CPU☆511Updated last year
- SystemVerilog to Verilog conversion☆670Updated 4 months ago
- SERV - The SErial RISC-V CPU☆1,659Updated last week
- A Linux-capable RISC-V multicore for and by the world☆741Updated 2 weeks ago
- An HDL embedded in Rust.☆200Updated last year
- A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …☆679Updated last week
- Hardware Description Languages☆1,069Updated 3 months ago
- Common SystemVerilog components☆665Updated last month
- Code generation tool for control and status registers☆427Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆658Updated last month
- Modular hardware build system☆1,093Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated last month
- An rv32i inspired ISA, SIMT GPU implementation in system-verilog.☆208Updated 8 months ago