Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆455Updated 2 weeks ago
• dalance / svlint
  SystemVerilog linter
  ☆373Updated 2 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆461Updated 2 months ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆454Updated 7 months ago
• dalance / svls
  SystemVerilog language server
  ☆557Updated 2 weeks ago
• cucapra / filament
  Fearless hardware design
  ☆187Updated 5 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆577Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• ethanuppal / marlin
  🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆82Updated 3 weeks ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆276Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆194Updated last month
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆426Updated 3 years ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆265Updated 6 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,071Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆475Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆56Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆441Updated 2 weeks ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆122Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆202Updated 2 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆696Updated 2 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆200Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆758Updated last week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆515Updated last year
• Grubre / smol-gpu
  An rv32i inspired ISA, SIMT GPU implementation in system-verilog.
  ☆220Updated 11 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆685Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆695Updated last week
• riscv-non-isa / riscv-arch-test
  ☆638Updated this week
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆105Updated last week
• librelane / librelane
  ASIC implementation flow infrastructure, successor to OpenLane
  ☆256Updated this week