Veryl: A Modern Hardware Description Language
☆1,046Oct 18, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Let's write RISC-V CPU in Veryl!☆75Jul 24, 2026Updated 2 months ago
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Code generation tool for control and status registers☆471Sep 11, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Filelist generator☆21Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog language server☆586Sep 14, 2026Updated last month
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆126Oct 3, 2026Updated 2 weeks ago
- Verylup: the Veryl toolchain installer☆13Updated this week
- Basic Common Modules☆48Oct 5, 2026Updated last week
- A dependency management tool for hardware projects.☆399Updated this week
- SystemVerilog compiler and language services☆1,166Updated this week
- ☆30Aug 25, 2026Updated last month
- A framework for writing FPGA firmware using the Rust Programming Language☆509Jun 3, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,963Sep 23, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- A SystemVerilog language server based on the Slang library.☆335Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,016Updated this week
- Yosys Open SYnthesis Suite☆4,817Updated this week
- Hardware Description Languages☆1,180Jul 9, 2026Updated 3 months ago
- A Hardware Description Language based on the Rust Programming Language☆330Apr 21, 2026Updated 5 months ago
- Fearless hardware design☆214Jul 23, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,263Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- XLS: Accelerated HW Synthesis☆1,953Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆614Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,432Sep 10, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,769Updated this week
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Build your hardware, easily!☆4,164Updated this week
- A modern hardware definition language and toolchain based on Python☆2,105Sep 18, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- cocotb: Python-based chip (RTL) verification☆2,545Updated this week
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 9 months ago
- ☆22Sep 26, 2025Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,476Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Oct 9, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week