Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆390Updated 2 weeks ago
• dalance / svlint
  SystemVerilog linter
  ☆348Updated this week
• dalance / svls
  SystemVerilog language server
  ☆513Updated 2 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆443Updated 3 months ago
• VHDL-LS / rust_hdl
  ☆410Updated last month
• cucapra / filament
  Fearless hardware design
  ☆176Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆389Updated 5 months ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆216Updated this week
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆35Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆307Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆389Updated this week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆535Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,020Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆174Updated 2 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆417Updated 3 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆260Updated last year
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆627Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆397Updated 3 weeks ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,038Updated 4 months ago
• SpinalHDL / NaxRiscv
  ☆289Updated 3 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆842Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆504Updated 4 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆745Updated 10 months ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆370Updated last year
• riscv-non-isa / riscv-arch-test
  ☆567Updated this week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆659Updated this week