Veryl: A Modern Hardware Description Language
☆965Jul 6, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆387Nov 6, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆461Jul 2, 2026Updated last week
- Let's write RISC-V CPU in Veryl!☆67Feb 12, 2026Updated 4 months ago
- Basic Common Modules☆48Jun 24, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog language server☆581Jun 26, 2026Updated last week
- Filelist generator☆21Jun 23, 2026Updated 2 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆109May 3, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- A framework for writing FPGA firmware using the Rust Programming Language☆496Jun 3, 2025Updated last year
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,886Jun 22, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆379Updated this week
- SystemVerilog compiler and language services☆1,084Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilator open-source SystemVerilog simulator and lint system☆3,733Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆434Apr 20, 2022Updated 4 years ago
- Fearless hardware design☆206Aug 20, 2025Updated 10 months ago
- Hardware Description Languages☆1,158Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆465Updated this week
- Yosys Open SYnthesis Suite☆4,566Updated this week
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆150Mar 29, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,425Jun 18, 2026Updated 3 weeks ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆603Updated this week
- XLS: Accelerated HW Synthesis☆1,507Updated this week
- Universal utility for programming FPGA☆1,668Jul 2, 2026Updated last week
- Circuit IR Compilers and Tools☆2,184Updated this week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- cocotb: Python-based chip (RTL) verification☆2,430Updated this week
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,431Jul 2, 2026Updated last week
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- An abstraction library for interfacing EDA tools☆776Jul 2, 2026Updated last week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 10 years ago
- A Hardware Description Language based on the Rust Programming Language☆317Apr 21, 2026Updated 2 months ago