Veryl: A Modern Hardware Description Language
☆918Apr 18, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 3 weeks ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated 2 weeks ago
- Let's write RISC-V CPU in Veryl!☆63Feb 12, 2026Updated 2 months ago
- SystemVerilog language server☆572Apr 2, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Basic Common Modules☆47Mar 18, 2026Updated last month
- Filelist generator☆20Mar 31, 2026Updated 2 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆94Mar 22, 2026Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 9 months ago
- A framework for writing FPGA firmware using the Rust Programming Language☆479Jun 3, 2025Updated 10 months ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- A dependency management tool for hardware projects.☆361Updated this week
- SystemVerilog compiler and language services☆1,000Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilator open-source SystemVerilog simulator and lint system☆3,536Updated this week
- Low Level Hardware Description — A foundation for building hardware design tools.☆432Apr 20, 2022Updated 3 years ago
- Fearless hardware design☆200Aug 20, 2025Updated 8 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,402Updated this week
- LL(k) and LALR(1) parser generator for Rust and C#☆234Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆146Mar 29, 2026Updated 3 weeks ago
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,409Apr 9, 2026Updated last week
- A SystemVerilog Language Server☆196Nov 30, 2025Updated 4 months ago
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Apr 11, 2026Updated last week
- XLS: Accelerated HW Synthesis☆1,469Updated this week
- Circuit IR Compilers and Tools☆2,082Updated this week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Universal utility for programming FPGA☆1,595Updated this week
- A fast VHDL language server and analysis library written in Rust☆474Apr 4, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,330Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,406Feb 13, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆760Apr 1, 2026Updated 2 weeks ago
- WAL enables programmable waveform analysis.☆176Nov 10, 2025Updated 5 months ago
- An HDL embedded in Rust.☆204Nov 15, 2023Updated 2 years ago
- A Hardware Description Language based on the Rust Programming Language☆298Updated this week
- IP-XACT XML binding library☆16Jun 23, 2016Updated 9 years ago