Alternatives and similar repositories for veryl

Users that are interested in veryl are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆354Updated 3 weeks ago
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆393Updated 2 months ago
• VHDL-LS / rust_hdl
  ☆416Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆445Updated 5 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆422Updated 3 years ago
• cucapra / filament
  Fearless hardware design
  ☆178Updated this week
• dalance / svls
  SystemVerilog language server
  ☆520Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆226Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆399Updated 6 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆314Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆542Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆262Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆402Updated this week
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆54Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆178Updated 3 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆1,031Updated 3 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆199Updated last year
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆40Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆653Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆719Updated 3 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆667Updated last week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆508Updated 11 months ago
• SpinalHDL / NaxRiscv
  ☆293Updated 3 weeks ago
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆374Updated last year
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,617Updated last month
• RuSys / Verugent
  Verilog generation tool written in Rust
  ☆59Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆410Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆516Updated 5 months ago
• pc2 / sus-compiler
  A new Hardware Design Language that keeps you in the driver's seat
  ☆113Updated this week
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,050Updated 3 weeks ago