Veryl: A Modern Hardware Description Language
☆1,020Aug 18, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Let's write RISC-V CPU in Veryl!☆72Jul 24, 2026Updated 3 weeks ago
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Filelist generator☆21Aug 11, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Code generation tool for control and status registers☆467Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog language server☆583Jul 28, 2026Updated 3 weeks ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆115May 3, 2026Updated 3 months ago
- Verylup: the Veryl toolchain installer☆14Aug 10, 2026Updated last week
- Basic Common Modules☆48Jul 16, 2026Updated last month
- ☆26Jul 24, 2026Updated 3 weeks ago
- A framework for writing FPGA firmware using the Rust Programming Language☆500Jun 3, 2025Updated last year
- SystemVerilog compiler and language services☆1,115Updated this week
- A dependency management tool for hardware projects.☆384Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- A SystemVerilog language server based on the Slang library.☆301Updated this week
- Yosys Open SYnthesis Suite☆4,682Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,854Updated this week
- Fearless hardware design☆209Jul 23, 2026Updated 3 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆324Apr 21, 2026Updated 3 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- Hardware Description Languages☆1,166Jul 9, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆22Sep 26, 2025Updated 10 months ago
- Circuit IR Compilers and Tools☆2,220Updated this week
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,431Jun 18, 2026Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,648Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆610Updated this week
- XLS: Accelerated HW Synthesis☆1,820Updated this week
- A proof-of-concept, Rust-inspired, declarative hardware description language optimized for RTL coding☆22Mar 3, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An abstraction library for interfacing EDA tools☆788Updated this week
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- LL(k) and LALR(1) parser generator for Rust and C#☆236Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Build your hardware, easily!☆4,051Aug 6, 2026Updated last week
- A modern hardware definition language and toolchain based on Python☆2,069Aug 12, 2026Updated last week