Alternatives and similar repositories for veryl:

Users that are interested in veryl are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆354Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆426Updated 2 weeks ago
• VHDL-LS / rust_hdl
  ☆372Updated last month
• dalance / svls
  SystemVerilog language server
  ☆492Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• cucapra / filament
  Fearless hardware design
  ☆175Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆260Updated this week
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆182Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆310Updated this week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆406Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆517Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆363Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆626Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆595Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆455Updated last week
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆126Updated 2 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆663Updated last week
• intel / rohd
  The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…
  ☆401Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆196Updated last year
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,002Updated 2 weeks ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆977Updated 2 weeks ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆231Updated last week
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆224Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆320Updated this week
• bluespec / Flute
  RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance
  ☆362Updated last year