Veryl: A Modern Hardware Description Language
☆897Mar 6, 2026Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 2 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Updated this week
- Basic Common Modules☆46Updated this week
- A framework for writing FPGA firmware using the Rust Programming Language☆468Jun 3, 2025Updated 9 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆428Apr 20, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- Filelist generator☆20Mar 3, 2026Updated last week
- LL(k) and LALR(1) parser generator for Rust☆233Updated this week
- Yosys Open SYnthesis Suite☆4,316Updated this week
- A dependency management tool for hardware projects.☆349Mar 3, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Mar 2, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- Circuit IR Compilers and Tools☆2,050Updated this week
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,398Jan 5, 2026Updated 2 months ago
- Universal utility for programming FPGA☆1,562Updated this week
- Fearless hardware design☆198Aug 20, 2025Updated 6 months ago
- XLS: Accelerated HW Synthesis☆1,428Updated this week
- cocotb: Python-based chip (RTL) verification☆2,271Updated this week
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Feb 25, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- A Hardware Description Language based on the Rust Programming Language☆290Mar 2, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Mar 3, 2026Updated last week
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- A modern hardware definition language and toolchain based on Python☆1,914Feb 28, 2026Updated last week
- A very fast linker for Linux☆3,381Updated this week