Alternatives and similar repositories for veryl:

Users that are interested in veryl are comparing it to the libraries listed below

• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆366Updated 2 months ago
• dalance / svlint
  SystemVerilog linter
  ☆337Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆429Updated 3 weeks ago
• cucapra / filament
  Fearless hardware design
  ☆176Updated last week
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆409Updated 2 years ago
• dalance / svls
  SystemVerilog language server
  ☆499Updated this week
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆256Updated last year
• VHDL-LS / rust_hdl
  ☆387Updated this week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆520Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆287Updated last month
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆193Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆378Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆326Updated this week
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆989Updated 3 weeks ago
• yupferris / kaze
  An HDL embedded in Rust.
  ☆197Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆375Updated last month
• siliconcompiler / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆15Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆604Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆461Updated last month
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆157Updated 3 months ago
• drom / awesome-hdl
  Hardware Description Languages
  ☆1,010Updated last month
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,514Updated last week
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆637Updated this week
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆499Updated 6 months ago
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆225Updated 4 months ago
• litex-hub / linux-on-litex-vexriscv
  Linux on LiteX-VexRiscv
  ☆620Updated 2 weeks ago
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆818Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆328Updated last month
• rafaelcalcada / rvx
  RISC-V microcontroller IP core developed in Verilog
  ☆171Updated this week