veryl-lang / verylView external linksLinks
Veryl: A Modern Hardware Description Language
☆882Updated this week
Alternatives and similar repositories for veryl
Users that are interested in veryl are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- SystemVerilog language server☆560Updated this week
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 7 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆86Feb 5, 2026Updated last week
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated last month
- Basic Common Modules☆46Dec 13, 2025Updated 2 months ago
- A framework for writing FPGA firmware using the Rust Programming Language☆464Jun 3, 2025Updated 8 months ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆426Apr 20, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,356Updated this week
- SystemVerilog compiler and language services☆948Updated this week
- Filelist generator☆20Feb 3, 2026Updated last week
- LL(k) and LALR(1) parser generator for Rust☆234Feb 6, 2026Updated last week
- A dependency management tool for hardware projects.☆345Updated this week
- Yosys Open SYnthesis Suite☆4,272Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- Circuit IR Compilers and Tools☆2,031Updated this week
- A fast VHDL language server and analysis library written in Rust☆459Jan 31, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,112Jul 14, 2025Updated 7 months ago
- Silice is an easy-to-learn, powerful hardware description language, that simplifies designing hardware algorithms with parallelism and pi…☆1,396Jan 5, 2026Updated last month
- Universal utility for programming FPGA☆1,540Feb 3, 2026Updated last week
- Fearless hardware design☆194Aug 20, 2025Updated 5 months ago
- XLS: Accelerated HW Synthesis☆1,426Updated this week
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆147Updated this week
- A Hardware Description Language based on the Rust Programming Language☆282Feb 6, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,351Updated this week
- An abstraction library for interfacing EDA tools☆750Updated this week
- An HDL embedded in Rust.☆202Nov 15, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- A modern hardware definition language and toolchain based on Python☆1,906Jan 26, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week