veryl-lang / veryl

Related projects ⓘ

Alternatives and complementary repositories for veryl

• samitbasu / rust-hdl
  A framework for writing FPGA firmware using the Rust Programming Language
  ☆325Updated 8 months ago
• cucapra / filament
  Fearless hardware design
  ☆161Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆315Updated 2 months ago
• fabianschuiki / llhd
  Low Level Hardware Description — A foundation for building hardware design tools.
  ☆396Updated 2 years ago
• samitbasu / rhdl
  A Hardware Description Language based on the Rust Programming Language
  ☆143Updated this week
• dalance / svls
  SystemVerilog language server
  ☆467Updated last week
• calyxir / calyx
  Intermediate Language (IL) for Hardware Accelerator Generators
  ☆499Updated this week
• yupferris / kaze
  An HDL embedded in Rust.
  ☆194Updated last year
• VHDL-LS / rust_hdl
  ☆346Updated 2 months ago
• fabianschuiki / moore
  A hardware compiler based on LLHD and CIRCT
  ☆250Updated last year
• zeroasiccorp / logik
  A configurable RTL to bitstream FPGA toolchain
  ☆256Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆408Updated 2 weeks ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆251Updated 3 weeks ago
• gsmecher / minimax
  Minimax: a Compressed-First, Microcoded RISC-V CPU
  ☆204Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• MoonbaseOtago / vroom
  VRoom! RISC-V CPU
  ☆480Updated 2 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• B-Lang-org / bsc
  Bluespec Compiler (BSC)
  ☆955Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago
• Wren6991 / Hazard3
  3-stage RV32IMACZb* processor with debug
  ☆715Updated last month
• pulp-platform / mempool
  A 256-RISC-V-core system with low-latency access into shared L1 memory.
  ☆274Updated last week
• SpinalHDL / NaxRiscv
  ☆269Updated last month
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆267Updated 7 months ago
• fischermoseley / manta
  A configurable and approachable tool for FPGA debugging and rapid prototyping.
  ☆110Updated 2 weeks ago
• pulp-platform / snitch
  ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
  ☆218Updated 11 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆208Updated 9 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆402Updated 2 months ago
• riscv-non-isa / riscv-arch-test
  ☆516Updated last week