sgherbst / svinstView external linksLinks
Determines the modules declared and instantiated in a SystemVerilog file
☆51Sep 23, 2024Updated last year
Alternatives and similar repositories for svinst
Users that are interested in svinst are comparing it to the libraries listed below
Sorting:
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆65Jan 18, 2025Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- SystemVerilog compiler and language services☆948Updated this week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆313Jun 30, 2025Updated 7 months ago
- Bazel build rules for compiling Verilog☆21Mar 4, 2024Updated last year
- Web-based HDL diagramming tool☆82May 1, 2023Updated 2 years ago
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆227Mar 10, 2025Updated 11 months ago
- Python library for operations with VCD and other digital wave files☆54Nov 12, 2025Updated 3 months ago
- ☆19Jul 12, 2024Updated last year
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- Code generation tool for control and status registers☆443Jan 7, 2026Updated last month
- Debuggable hardware generator☆71Feb 17, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆442Sep 6, 2025Updated 5 months ago
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- OpenTitan FI formal verification framework☆15Aug 29, 2023Updated 2 years ago
- Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.☆10Jul 12, 2023Updated 2 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 3 weeks ago
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- GUI for SymbiYosys☆17Oct 13, 2025Updated 4 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 3 months ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- SystemVerilog language server☆560Updated this week
- ☆140Updated this week