Determines the modules declared and instantiated in a SystemVerilog file
☆51Sep 23, 2024Updated last year
Alternatives and similar repositories for svinst
Users that are interested in svinst are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14Aug 3, 2026Updated last week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 2 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated 2 years ago
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- SystemVerilog compiler and language services☆1,115Updated this week
- A git subcommand to apply skeleton repository continuously☆15Aug 7, 2026Updated last week
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- ☆18Jul 12, 2024Updated 2 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Code generation tool for control and status registers☆465Jul 16, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 7 months ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated last week
- SystemVerilog language server☆583Jul 28, 2026Updated 2 weeks ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- Demo: how to create a custom EBRICK☆28Nov 20, 2024Updated last year
- datasheet generator☆31Jul 18, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Python library for accessing elevation data☆24Sep 23, 2024Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆152Jan 23, 2024Updated 2 years ago
- The UVM written in Python☆566Updated this week
- Running Python code in SystemVerilog☆73May 8, 2026Updated 3 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago