Determines the modules declared and instantiated in a SystemVerilog file
☆51Sep 23, 2024Updated last year
Alternatives and similar repositories for svinst
Users that are interested in svinst are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- A tool for modeling FSMs by VHDL or Verilog☆14May 20, 2026Updated 3 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 weeks ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆37Jun 30, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated 2 years ago
- SystemVerilog compiler and language services☆1,068Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- ☆18Jul 12, 2024Updated last year
- A git subcommand to apply skeleton repository continuously☆16Jun 5, 2026Updated last week
- Hardware generator debugger☆78Feb 12, 2024Updated 2 years ago
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 5 months ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog hardware abstraction library☆53May 24, 2026Updated 3 weeks ago
- Demo: how to create a custom EBRICK☆26Nov 20, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- SystemVerilog language server☆579Jun 4, 2026Updated last week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 4 years ago
- datasheet generator☆31Jul 18, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 7 months ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆149Jan 23, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago