Determines the modules declared and instantiated in a SystemVerilog file
☆51Sep 23, 2024Updated 2 years ago
Alternatives and similar repositories for svinst
Users that are interested in svinst are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆54Jan 13, 2021Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Automatic generation of real number models from analog circuits☆51Apr 2, 2024Updated 2 years ago
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆38Jun 30, 2024Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A tool for modeling FSMs by VHDL or Verilog☆15Oct 28, 2026Updated last week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- SystemVerilog language server☆587Updated this week
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆46Oct 28, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- Digital Circuit rendering engine☆40Oct 25, 2026Updated last week
- SystemVerilog compiler and language services☆1,175Updated this week
- ☆18Jul 12, 2024Updated 2 years ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- A modular hardware abstraction library☆53Updated this week
- A tool for creating HDL-Schematics☆10Updated this week
- An abstract model of EDA tool projects.☆14Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week