Determines the modules declared and instantiated in a SystemVerilog file
☆51Sep 23, 2024Updated last year
Alternatives and similar repositories for svinst
Users that are interested in svinst are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆52Jan 13, 2021Updated 5 years ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A tool for modeling FSMs by VHDL or Verilog☆12Updated this week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 7 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)☆35Jun 30, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A git subcommand to apply skeleton repository continuously☆15Mar 18, 2026Updated last week
- SystemVerilog compiler and language services☆989Updated this week
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 6 years ago
- ☆18Jul 12, 2024Updated last year
- Hardware generator debugger☆77Feb 12, 2024Updated 2 years ago
- Code generation tool for control and status registers☆450Mar 14, 2026Updated last week
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Demo: how to create a custom EBRICK☆25Nov 20, 2024Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Verilog hardware abstraction library☆50Updated this week
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Sphinx extension for visual documentation of hardware written in HWT☆11Nov 12, 2025Updated 4 months ago
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆146Jan 23, 2024Updated 2 years ago
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 2 weeks ago
- ☆139Feb 16, 2026Updated last month