Filelist generator
☆21Aug 31, 2026Updated this week
Alternatives and similar repositories for flgen
Users that are interested in flgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆48Updated this week
- ☆10Nov 2, 2023Updated 2 years ago
- ☆26Aug 25, 2026Updated last week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verylup: the Veryl toolchain installer☆13Aug 25, 2026Updated last week
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- ☆22Sep 26, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Veryl: A Modern Hardware Description Language☆1,028Updated this week
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Nov 3, 2025Updated 10 months ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- Kuroko is a small tool to convert from EMF to PDF. A typical use of this tool is to create PDF files from PowerPoint/Excel for use in LaT…☆38May 7, 2024Updated 2 years ago
- ☆19Jun 30, 2015Updated 11 years ago
- Network on Chip Implementation written in SytemVerilog☆211Aug 27, 2022Updated 4 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆137Aug 14, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆468Aug 16, 2026Updated 2 weeks ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated last week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- ☆23Updated this week
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- SystemVerilog file list pruner☆19Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Let's write RISC-V CPU in Veryl!☆73Jul 24, 2026Updated last month
- Xtext project to parse CoreDSL files☆23Jul 22, 2026Updated last month
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 8 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- ☆66May 11, 2016Updated 10 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- singularity container for vnc desktop☆12Nov 8, 2020Updated 5 years ago