Filelist generator
☆20Mar 31, 2026Updated last week
Alternatives and similar repositories for flgen
Users that are interested in flgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆33Nov 25, 2022Updated 3 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- SystemVerilog file list pruner☆18Mar 2, 2026Updated last month
- Fabric generator and CAD tools graphical frontend☆18Aug 5, 2025Updated 8 months ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 2 months ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- The Diderot language compiler☆15Mar 13, 2023Updated 3 years ago
- Basic Common Modules☆46Mar 18, 2026Updated 3 weeks ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆37Sep 19, 2024Updated last year
- Yosys plugin for logic locking and supply-chain security☆23Apr 5, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- VS Code extension for SystemVerilog design navigation and RTL tracing. Seamlessly integrates with waveform viewer for post-simulation deb…☆37Nov 6, 2025Updated 5 months ago
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Mar 3, 2026Updated last month
- ☆25Mar 31, 2026Updated last week
- Generate UVM testbench framework template files with Python 3☆26Dec 23, 2019Updated 6 years ago
- Veryl: A Modern Hardware Description Language☆914Apr 3, 2026Updated last week
- Open-source IPs Package Manager (IPM)☆16Feb 24, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated last month
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆16Mar 26, 2026Updated 2 weeks ago
- Code generation tool for control and status registers☆452Apr 2, 2026Updated last week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- Debug waveforms with GDB☆30Nov 12, 2025Updated 4 months ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 6 years ago
- VHDL code generator for AXI4-lite register files☆12May 22, 2024Updated last year
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Files and documentation for Pico-Dirty-Blaster Workshop☆20Jun 21, 2025Updated 9 months ago
- ☆10Apr 8, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- RISC-V by VectorBlox☆18Dec 14, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆38Updated this week
- An infrastructure for integrated EDA☆42Jul 20, 2023Updated 2 years ago
- Making cocotb testbenches that bit easier☆38Feb 28, 2026Updated last month
- ☆33Jan 7, 2025Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- Coverview☆28Jan 29, 2026Updated 2 months ago