Filelist generator
☆21Oct 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for flgen
Users that are interested in flgen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Basic Common Modules☆48Updated this week
- bluecore - risc-v cpu☆16Feb 13, 2026Updated 8 months ago
- ☆10Nov 2, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 5 years ago
- ☆31Oct 27, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆33Nov 25, 2022Updated 3 years ago
- A hardware verification framework in Rust, inspired by the UVM.☆14Updated this week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Verylup: the Veryl toolchain installer☆14Updated this week
- Common SystemVerilog RTL modules for RgGen☆16Oct 14, 2026Updated 2 weeks ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- SurgeFuzz: Surge-Aware Directed Fuzzing for CPU Designs (ICCAD 2023)☆23Dec 5, 2024Updated last year
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated 2 years ago
- ☆24Sep 26, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆12Aug 16, 2026Updated 2 months ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆21Sep 28, 2026Updated last month
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Veryl: A Modern Hardware Description Language☆1,053Updated this week
- Mirrors of the Accellera UVM Reference Implementations at https://www.accellera.org/downloads/standards/uvm.☆20Aug 23, 2021Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆215Aug 27, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆37Sep 19, 2024Updated 2 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- ☆143Aug 14, 2026Updated 2 months ago
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- ☆19Jun 30, 2015Updated 11 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Replace Tcl scripting with Python☆18Aug 25, 2026Updated 2 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generate verilog register file from systemRDL description☆14Feb 9, 2024Updated 2 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 6 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- This is the Verilog 2005 parser used by VerilogCreator☆15May 19, 2019Updated 7 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Fabric generator and CAD tools graphical frontend☆19Oct 6, 2026Updated 3 weeks ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago