Alternatives and similar repositories for pyslang

Users that are interested in pyslang are comparing it to the libraries listed below

• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆137Updated 2 weeks ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆74Updated last month
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆71Updated 7 months ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆45Updated last week
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆119Updated 3 months ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆75Updated this week
• accellera / uvm
  ☆60Updated 9 years ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆167Updated last month
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆74Updated last year
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆63Updated 4 years ago
• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆51Updated 2 weeks ago
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆60Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆259Updated 11 months ago
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode using Ctags
  ☆37Updated 4 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆245Updated 4 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆148Updated 11 months ago
• SystemRDL / PeakRDL-uvm
  Generate UVM register model from compiled SystemRDL input
  ☆60Updated 2 months ago
• olofk / ipyxact
  Python-based IP-XACT parser and utilities
  ☆143Updated last year
• amiq-consulting / svaunit
  SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)
  ☆75Updated 5 years ago
• antoinemadec / uvm_code_gen
  Simple template-based UVM code generator
  ☆29Updated 3 years ago
• SystemRDL / PeakRDL-html
  Generate address space documentation HTML from compiled SystemRDL input
  ☆60Updated 2 weeks ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆166Updated last month
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆270Updated 2 weeks ago
• sgherbst / svreal
  Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
  ☆51Updated 5 years ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆191Updated last week
• Intuity / forastero
  Making cocotb testbenches that bit easier
  ☆36Updated 3 months ago
• sgherbst / pysvinst
  Python library for parsing module definitions and instantiations from SystemVerilog files
  ☆26Updated 4 years ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago
• sgherbst / svinst
  Determines the modules declared and instantiated in a SystemVerilog file
  ☆50Updated last year
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆73Updated 4 months ago