Python bindings for slang, a library for compiling SystemVerilog
☆66Jan 18, 2025Updated last year
Alternatives and similar repositories for pyslang
Users that are interested in pyslang are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆468Nov 4, 2025Updated 4 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 3 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The UVM written in Python☆518Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- Verilog AST☆20Dec 2, 2023Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆779Jun 15, 2024Updated last year
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆54Mar 22, 2026Updated last week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 9 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A SystemVerilog Language Server☆195Nov 30, 2025Updated 3 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 6 years ago
- SystemVerilog frontend for Yosys☆211Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- An abstraction library for interfacing EDA tools☆756Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆142Mar 16, 2026Updated 2 weeks ago
- ☆132Nov 17, 2025Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Oct 22, 2024Updated last year
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆147Jan 23, 2024Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- datasheet generator☆30Jul 18, 2025Updated 8 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆65Aug 18, 2021Updated 4 years ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- This repository provides supplementary material for our paper HiFi-DRAM: Enabling High-fidelity DRAM Research by Uncovering Sense Amplifi…☆21May 8, 2024Updated last year
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆20May 12, 2025Updated 10 months ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- ☆25Dec 4, 2025Updated 3 months ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 3 months ago