MikePopoloski / pyslangLinks
Python bindings for slang, a library for compiling SystemVerilog
☆65Updated last year
Alternatives and similar repositories for pyslang
Users that are interested in pyslang are comparing it to the libraries listed below
Sorting:
- Python packages providing a library for Verification Stimulus and Coverage☆137Updated 2 weeks ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆74Updated last month
- Running Python code in SystemVerilog☆71Updated 7 months ago
- Python interface for cross-calling with HDL☆45Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆119Updated 3 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆75Updated this week
- ☆60Updated 9 years ago
- Control and status register code generator toolchain☆167Updated last month
- Simple parser for extracting VHDL documentation☆74Updated last year
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Updated 4 years ago
- ideas and eda software for vlsi design☆51Updated 2 weeks ago
- A SystemVerilog source file pickler.☆60Updated last year
- UVM 1.2 port to Python☆259Updated 11 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Updated 4 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆245Updated 4 months ago
- SystemVerilog support in VS Code☆148Updated 11 months ago
- Generate UVM register model from compiled SystemRDL input☆60Updated 2 months ago
- Python-based IP-XACT parser and utilities☆143Updated last year
- SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA)☆75Updated 5 years ago
- Simple template-based UVM code generator☆29Updated 3 years ago
- Generate address space documentation HTML from compiled SystemRDL input☆60Updated 2 weeks ago
- Unit testing for cocotb☆166Updated last month
- SystemRDL 2.0 language compiler front-end☆270Updated 2 weeks ago
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Updated 5 years ago
- SystemVerilog frontend for Yosys☆191Updated last week
- Making cocotb testbenches that bit easier☆36Updated 3 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Updated 4 years ago
- SystemVerilog synthesis tool☆225Updated 10 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆50Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆73Updated 4 months ago