MikePopoloski / pyslangView external linksLinks
Python bindings for slang, a library for compiling SystemVerilog
☆65Jan 18, 2025Updated last year
Alternatives and similar repositories for pyslang
Users that are interested in pyslang are comparing it to the libraries listed below
Sorting:
- SystemVerilog compiler and language services☆948Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆445Sep 6, 2025Updated 5 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Sep 9, 2025Updated 5 months ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 3 years ago
- The UVM written in Python☆501Updated this week
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆315Jun 30, 2025Updated 7 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor…☆17Feb 21, 2020Updated 5 years ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆52Jan 31, 2026Updated 2 weeks ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆768Jun 15, 2024Updated last year
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated last month
- Verilog AST☆21Dec 2, 2023Updated 2 years ago
- ☆129Nov 17, 2025Updated 2 months ago
- SystemVerilog to Verilog conversion☆701Nov 24, 2025Updated 2 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆138Feb 3, 2026Updated last week
- An abstraction library for interfacing EDA tools☆750Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆145Jan 23, 2024Updated 2 years ago
- A Python package for creating and solving constrained randomization problems.☆17Oct 14, 2024Updated last year
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 6 months ago
- datasheet generator☆30Jul 18, 2025Updated 6 months ago
- Control and status register code generator toolchain☆173Dec 3, 2025Updated 2 months ago
- SystemVerilog frontend for Yosys☆196Feb 6, 2026Updated last week
- SystemVerilog language server☆560Updated this week
- LLM4DV☆16Sep 30, 2024Updated last year
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆691Dec 14, 2025Updated 2 months ago
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year