Alternatives and similar repositories for vscode-terosHDL

Users that are interested in vscode-terosHDL are comparing it to the libraries listed below

• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆694Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆474Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆842Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆419Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆623Updated 9 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆694Updated 3 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆492Updated this week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆447Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆739Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆810Updated last week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆568Updated 2 weeks ago
• VLSI-EDA / PoC
  The PoC Library has been forked to github.com/VHDL/PoC. See new address below
  ☆600Updated 5 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆439Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆420Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆435Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆634Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆1,039Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆230Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆854Updated 10 months ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆890Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆921Updated this week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆558Updated 2 months ago
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆461Updated last year
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆254Updated 2 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆305Updated 3 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,741Updated 3 weeks ago
• verilog-to-routing / vtr-verilog-to-routing
  Verilog to Routing -- Open Source CAD Flow for FPGA Research
  ☆1,190Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆485Updated this week