VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
☆718Dec 14, 2025Updated 6 months ago
Alternatives and similar repositories for vscode-terosHDL
Users that are interested in vscode-terosHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Style guide enforcement for VHDL☆245Jun 19, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,877Jun 22, 2026Updated last week
- ☆16Apr 20, 2023Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆835May 14, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Code generation tool for control and status registers☆461Updated this week
- SystemVerilog compiler and language services☆1,078Jun 27, 2026Updated last week
- An abstraction library for interfacing EDA tools☆774Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,429Updated this week
- Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierar…☆371Jun 27, 2026Updated last week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL 2008/93/87 simulator☆2,840Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆992Jun 18, 2026Updated 2 weeks ago
- HDL symbol generator☆204Feb 2, 2023Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆263Jun 6, 2026Updated last month
- A huge VHDL library for FPGA and digital ASIC development☆467Jun 29, 2026Updated last week
- The UVM written in Python☆556Jun 28, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆451Apr 22, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Jun 26, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆224Jun 21, 2026Updated 2 weeks ago
- Hardware Description Languages☆1,158Apr 6, 2026Updated 2 months ago
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,553Jun 27, 2026Updated last week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- Digital timing diagram rendering engine☆3,435Jun 13, 2026Updated 3 weeks ago
- Unit testing for cocotb☆171Apr 18, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog to Verilog conversion☆739Mar 28, 2026Updated 3 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Oct 3, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,554Jun 29, 2026Updated last week
- SystemVerilog language server☆581Jun 26, 2026Updated last week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆174Jun 26, 2026Updated last week