VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
☆699Dec 14, 2025Updated 2 months ago
Alternatives and similar repositories for vscode-terosHDL
Users that are interested in vscode-terosHDL are comparing it to the libraries listed below
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 26, 2026Updated last week
- SystemVerilog compiler and language services☆968Updated this week
- HDL support for VS Code☆353Feb 27, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Feb 24, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆423Feb 14, 2026Updated 2 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- The UVM written in Python☆504Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- VHDL 2008/93/87 simulator☆2,767Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆918Feb 23, 2026Updated last week
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- SystemVerilog support in VS Code☆149Feb 18, 2025Updated last year
- ☆17Apr 20, 2023Updated 2 years ago
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- Hardware Description Languages☆1,116Jul 14, 2025Updated 7 months ago
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Scala based HDL☆1,929Updated this week
- Unit testing for cocotb☆166Dec 6, 2025Updated 3 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆121Oct 3, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆169Feb 27, 2026Updated last week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Digital timing diagram rendering engine☆3,355Jul 10, 2025Updated 7 months ago