Alternatives and similar repositories for vscode-terosHDL:

Users that are interested in vscode-terosHDL are comparing it to the libraries listed below

• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆613Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆599Updated last month
• lowRISC / style-guides
  lowRISC Style Guides
  ☆419Updated 7 months ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆394Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,252Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆567Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆675Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆575Updated this week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆233Updated 10 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆577Updated 4 years ago
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆754Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆891Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆383Updated 3 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆436Updated 3 years ago
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆989Updated 3 years ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆768Updated 2 weeks ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆600Updated last month
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆773Updated 3 years ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,045Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆474Updated 2 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆318Updated this week
• laforest / FPGADesignElements
  A self-contained online book containing a library of FPGA design modules and related coding/design guides.
  ☆422Updated 7 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆418Updated last month
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆519Updated last year
• cocotb / cocotb
  cocotb: Python-based chip (RTL) verification
  ☆1,948Updated this week
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,265Updated last week