VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
☆715Dec 14, 2025Updated 6 months ago
Alternatives and similar repositories for vscode-terosHDL
Users that are interested in vscode-terosHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- Style guide enforcement for VHDL☆243May 29, 2026Updated 2 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- ☆16Apr 20, 2023Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆830May 14, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,068Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierar…☆372Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL 2008/93/87 simulator☆2,834Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆981Apr 21, 2026Updated last month
- HDL symbol generator☆203Feb 2, 2023Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆261Jun 6, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆492Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆464Updated this week
- The UVM written in Python☆550Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆447Apr 22, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,593Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- SystemVerilog support in VS Code☆153Updated this week
- Hardware Description Languages☆1,151Apr 6, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,531Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 4 months ago
- Unit testing for cocotb☆170Apr 18, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Digital timing diagram rendering engine☆3,425Apr 3, 2026Updated 2 months ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,521Jun 9, 2026Updated last week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- SystemVerilog language server☆579Jun 4, 2026Updated last week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year