Alternatives and similar repositories for vscode-terosHDL

Users that are interested in vscode-terosHDL are comparing it to the libraries listed below

• lowRISC / style-guides
  lowRISC Style Guides
  ☆453Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆654Updated last week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆406Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆665Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆587Updated 5 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆450Updated 2 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆743Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆712Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆396Updated this week
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆588Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆605Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆789Updated last month
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆830Updated 2 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆510Updated 9 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆367Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆421Updated 3 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆235Updated last year
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆830Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆993Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,629Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆416Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆527Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆342Updated last week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆336Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆219Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆405Updated 8 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆641Updated 6 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆440Updated 4 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,157Updated this week
• Digilent / vivado-boards
  ☆462Updated 2 months ago