VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
☆715Dec 14, 2025Updated 5 months ago
Alternatives and similar repositories for vscode-terosHDL
Users that are interested in vscode-terosHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,379Updated this week
- Style guide enforcement for VHDL☆240Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- ☆17Apr 20, 2023Updated 3 years ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆825May 14, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last month
- SystemVerilog compiler and language services☆1,049Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- HDL support for VS Code☆368Updated this week
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- VHDL 2008/93/87 simulator☆2,821May 19, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆975Apr 21, 2026Updated last month
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆258May 15, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆483May 19, 2026Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆462Updated this week
- The UVM written in Python☆542May 18, 2026Updated last week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆429Apr 22, 2026Updated last month
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 20, 2026Updated last week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- Hardware Description Languages☆1,148Apr 6, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,464Updated this week
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 3 months ago
- Digital timing diagram rendering engine☆3,404Apr 3, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Unit testing for cocotb☆169Apr 18, 2026Updated last month
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Building and deploying container images for open source electronic design automation (EDA)☆122Oct 3, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,484Updated this week
- SystemVerilog language server☆572Apr 2, 2026Updated last month
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated last year