VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
☆745Oct 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for vscode-terosHDL
Users that are interested in vscode-terosHDL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Style guide enforcement for VHDL☆256Sep 6, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- Code generation tool for control and status registers☆477Sep 11, 2026Updated last month
- SystemVerilog compiler and language services☆1,175Updated this week
- ☆17Apr 20, 2023Updated 3 years ago
- Verilog/SystemVerilog support for VS Code☆390Updated this week
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- VHDL 2008/93/87 simulator☆2,917Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,799Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- A huge VHDL library for FPGA and digital ASIC development☆482Updated this week
- The UVM written in Python☆573Updated this week
- Hardware Description Languages☆1,183Oct 27, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,045Updated this week
- VHDL compiler and simulator☆904Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,745Updated this week
- Yosys Open SYnthesis Suite☆4,861Updated this week
- SystemVerilog language server☆587Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,053Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unit testing for cocotb☆178Oct 17, 2026Updated 2 weeks ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Oct 24, 2026Updated last week
- Digital timing diagram rendering engine☆3,515Oct 25, 2026Updated last week
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆124Updated this week
- Scala based HDL☆2,056Updated this week