dalance / svls

Related projects ⓘ

Alternatives and complementary repositories for svls

• dalance / svlint
  SystemVerilog linter
  ☆315Updated 2 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆408Updated 2 weeks ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆193Updated 5 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• imc-trading / svlangserver
  ☆100Updated 5 months ago
• VHDL-LS / rust_hdl
  ☆346Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆564Updated 3 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆251Updated 3 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆333Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆623Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆407Updated 2 weeks ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 3 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆570Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆361Updated last month
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆369Updated last month
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆281Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,384Updated this week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆236Updated 2 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆271Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆225Updated last week