Alternatives and similar repositories for svls

Users that are interested in svls are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆350Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 3 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆328Updated this week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆175Updated 2 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆629Updated this week
• imc-trading / svlangserver
  ☆111Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆395Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated last month
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆770Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆209Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆397Updated 3 weeks ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆307Updated last month
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,567Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆504Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆581Updated 2 weeks ago
• VHDL-LS / rust_hdl
  ☆410Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 2 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆559Updated 3 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆438Updated 2 weeks ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆254Updated 3 months ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆393Updated 8 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆323Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆434Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆457Updated last week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆602Updated 3 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆219Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 4 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆391Updated 5 months ago