SystemVerilog language server
☆587Oct 14, 2026Updated 2 weeks ago
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- ☆136Nov 17, 2025Updated 11 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog compiler and language services☆1,173Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- A fast VHDL language server and analysis library written in Rust☆516Oct 5, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 2 months ago
- Veryl: A Modern Hardware Description Language☆1,050Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,040Oct 23, 2026Updated last week
- Verilog/SystemVerilog support for VS Code☆388Updated this week
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Common SystemVerilog components☆810Sep 18, 2026Updated last month
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,854Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 2 weeks ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,478Oct 23, 2026Updated last week
- Icarus Verilog☆3,704Updated this week
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆292Sep 30, 2026Updated last month
- Code generation tool for control and status registers☆474Sep 11, 2026Updated last month
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆559Oct 15, 2026Updated 2 weeks ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 2 weeks ago
- Chisel: A Modern Hardware Design Language☆4,825Updated this week