SystemVerilog language server
☆582Jul 28, 2026Updated last week
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- ☆137Nov 17, 2025Updated 8 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog compiler and language services☆1,105Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆226Jun 21, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,826Updated this week
- A fast VHDL language server and analysis library written in Rust☆501Updated this week
- Veryl: A Modern Hardware Description Language☆1,003Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆422Aug 3, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog/SystemVerilog support for VS Code☆381Updated this week
- Open source implementation of a Verilog formatter☆186Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆747Mar 28, 2026Updated 4 months ago
- Common SystemVerilog components☆777Jul 29, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,470Aug 3, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,002Jul 23, 2026Updated 2 weeks ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆289Apr 14, 2026Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,656Updated this week
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆784Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Icarus Verilog☆3,583Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,446Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆736Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Chisel: A Modern Hardware Design Language☆4,754Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,650Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Updated this week
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- Digital timing diagram rendering engine☆3,458Jul 8, 2026Updated last month