dalance / svlsLinks
SystemVerilog language server
☆551Updated 3 weeks ago
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆368Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆453Updated 3 weeks ago
- A SystemVerilog Language Server☆187Updated 7 months ago
- A fast VHDL language server and analysis library written in Rust☆440Updated last week
- ☆125Updated last week
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆349Updated last week
- SystemVerilog to Verilog conversion☆677Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆426Updated 2 months ago
- SystemVerilog compiler and language services☆886Updated this week
- A dependency management tool for hardware projects.☆336Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆674Updated 2 months ago
- Code generation tool for control and status registers☆432Updated 3 weeks ago
- HDL support for VS Code☆342Updated this week
- Common SystemVerilog components☆675Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,695Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆479Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆544Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆622Updated last week
- FOSS Flow For FPGA☆413Updated 10 months ago
- lowRISC Style Guides☆468Updated 3 weeks ago
- SystemVerilog support in VS Code☆145Updated 9 months ago
- Open source implementation of a Verilog formatter☆183Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆411Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆238Updated 2 months ago
- SystemRDL 2.0 language compiler front-end☆266Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆866Updated this week
- Bus bridges and other odds and ends☆609Updated 7 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆296Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆309Updated 5 months ago