Alternatives and similar repositories for svls

Users that are interested in svls are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆352Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 4 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆175Updated 3 months ago
• imc-trading / svlangserver
  ☆115Updated last year
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆214Updated last year
• VHDL-LS / rust_hdl
  ☆413Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆333Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆399Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆311Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆634Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆648Updated 3 weeks ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆328Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆790Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 3 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,588Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆587Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆510Updated 5 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆440Updated last month
• rggen / rggen
  Code generation tool for control and status registers
  ☆406Updated last month
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 4 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆394Updated 6 months ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆397Updated 9 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆221Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆572Updated 3 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆255Updated last week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆461Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆712Updated 2 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆260Updated 2 months ago
• riscv-non-isa / riscv-arch-test
  ☆577Updated this week