Alternatives and similar repositories for svls:

Users that are interested in svls are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆340Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆433Updated last month
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆207Updated 10 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆160Updated 2 weeks ago
• VHDL-LS / rust_hdl
  ☆395Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆313Updated this week
• imc-trading / svlangserver
  ☆109Updated 10 months ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,525Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆615Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆725Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆380Updated 2 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆607Updated 2 weeks ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆567Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆419Updated 7 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆475Updated 2 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆137Updated 2 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆250Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆292Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆521Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆443Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆681Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆273Updated this week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆318Updated this week
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆281Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆596Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆422Updated this week
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆291Updated last month