SystemVerilog language server
☆575Apr 2, 2026Updated last month
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last month
- A SystemVerilog Language Server☆199Nov 30, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- ☆133Nov 17, 2025Updated 6 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog compiler and language services☆1,039Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460May 12, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,622Updated this week
- A fast VHDL language server and analysis library written in Rust☆483Updated this week
- Veryl: A Modern Hardware Description Language☆935May 14, 2026Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- HDL support for VS Code☆368Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- Common SystemVerilog components☆747May 7, 2026Updated 2 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,371Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆973Apr 21, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,443Updated this week
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆285Apr 14, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated last week
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated last week
- Icarus Verilog☆3,453Updated this week
- SystemVerilog synthesis tool☆233Mar 10, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆712Dec 14, 2025Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,581Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Digital timing diagram rendering engine☆3,404Apr 3, 2026Updated last month
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year