SystemVerilog language server
☆574Apr 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- A SystemVerilog Language Server☆196Nov 30, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- ☆133Nov 17, 2025Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog compiler and language services☆1,014Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- A fast VHDL language server and analysis library written in Rust☆478Updated this week
- Veryl: A Modern Hardware Description Language☆921Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆415Oct 13, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HDL support for VS Code☆366Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Common SystemVerilog components☆738Updated this week
- cocotb: Python-based chip (RTL) verification☆2,339Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆957Apr 21, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,416Updated this week
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆284Apr 14, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆762Updated this week
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,644Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Icarus Verilog☆3,426Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆708Dec 14, 2025Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,561Apr 22, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆798Updated this week
- Digital timing diagram rendering engine☆3,390Apr 3, 2026Updated 3 weeks ago
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year