SystemVerilog language server
☆584Aug 25, 2026Updated this week
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,922Updated this week
- ☆137Nov 17, 2025Updated 9 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog compiler and language services☆1,125Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,887Updated this week
- A fast VHDL language server and analysis library written in Rust☆505Aug 16, 2026Updated 2 weeks ago
- Veryl: A Modern Hardware Description Language☆1,027Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 3 weeks ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog/SystemVerilog support for VS Code☆385Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,486Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,012Aug 23, 2026Updated last week
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆289Updated this week
- Yosys Open SYnthesis Suite☆4,718Updated this week
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last month
- Icarus Verilog☆3,611Aug 23, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,453Aug 24, 2026Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Chisel: A Modern Hardware Design Language☆4,766Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Digital timing diagram rendering engine☆3,476Jul 8, 2026Updated last month