SystemVerilog language server
☆581Jun 26, 2026Updated this week
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,872Jun 22, 2026Updated last week
- ☆134Nov 17, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,078Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Jun 20, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆223Jun 21, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆379Jun 24, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆3,700Jun 24, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆496Jun 21, 2026Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆960Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierar…☆371Updated this week
- Open source implementation of a Verilog formatter☆182Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆737Mar 28, 2026Updated 3 months ago
- Common SystemVerilog components☆762Updated this week
- cocotb: Python-based chip (RTL) verification☆2,422Jun 24, 2026Updated last week
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆286Apr 14, 2026Updated 2 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆986Jun 18, 2026Updated last week
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,553Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Updated this week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- An abstraction library for interfacing EDA tools☆771Jun 17, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,701Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Icarus Verilog☆3,507Jun 22, 2026Updated last week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,426Jun 17, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆718Dec 14, 2025Updated 6 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,607Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆522Jun 23, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆671Jun 16, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated 3 weeks ago
- Digital timing diagram rendering engine☆3,430Jun 13, 2026Updated 2 weeks ago
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago