Alternatives and similar repositories for svls

Users that are interested in svls are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆346Updated 2 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆438Updated 3 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆170Updated 2 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆208Updated last year
• imc-trading / svlangserver
  ☆112Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆324Updated this week
• VHDL-LS / rust_hdl
  ☆405Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆623Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆631Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆393Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆391Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆304Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆619Updated 2 months ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆757Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,549Updated this week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆324Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆429Updated 8 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆500Updated 3 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆219Updated 3 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆563Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆575Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆455Updated 3 weeks ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆551Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆139Updated 3 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆669Updated this week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆693Updated last month
• pyuvm / pyuvm
  The UVM written in Python
  ☆429Updated last month
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆388Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆389Updated 5 months ago