SystemVerilog language server
☆569Apr 2, 2026Updated last week
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last week
- A SystemVerilog Language Server☆195Nov 30, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- ☆133Nov 17, 2025Updated 4 months ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,002Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Updated this week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- A fast VHDL language server and analysis library written in Rust☆471Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,517Updated this week
- Veryl: A Modern Hardware Description Language☆914Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆415Oct 13, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- HDL support for VS Code☆363Updated this week
- Open source implementation of a Verilog formatter☆181Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated last week
- Common SystemVerilog components☆727Mar 31, 2026Updated last week
- cocotb: Python-based chip (RTL) verification☆2,312Apr 2, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆935Apr 2, 2026Updated last week
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,385Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆283Jan 18, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Chisel: A Modern Hardware Design Language☆4,626Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,407Feb 13, 2026Updated last month
- Icarus Verilog☆3,401Mar 28, 2026Updated last week
- SystemVerilog synthesis tool☆231Mar 10, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆705Dec 14, 2025Updated 3 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,539Mar 31, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- Digital timing diagram rendering engine☆3,377Updated this week
- SystemVerilog support in VS Code☆151Feb 18, 2025Updated last year