dalance / svlsLinks
SystemVerilog language server
☆535Updated this week
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆359Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- A SystemVerilog Language Server☆184Updated 5 months ago
- ☆119Updated last year
- A fast VHDL language server and analysis library written in Rust☆424Updated last month
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- A dependency management tool for hardware projects.☆323Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆343Updated this week
- SystemVerilog to Verilog conversion☆668Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,639Updated last month
- Common SystemVerilog components☆658Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆647Updated last week
- SystemVerilog compiler and language services☆842Updated this week
- Code generation tool for control and status registers☆422Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆607Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆405Updated 11 months ago
- HDL support for VS Code☆336Updated this week
- lowRISC Style Guides☆456Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆532Updated 3 weeks ago
- FOSS Flow For FPGA☆406Updated 8 months ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆836Updated 3 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆471Updated 3 weeks ago
- SystemVerilog support in VS Code☆142Updated 7 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆233Updated 3 weeks ago
- Bus bridges and other odds and ends☆589Updated 5 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆273Updated this week
- A Linux-capable RISC-V multicore for and by the world☆738Updated last week
- ☆594Updated this week
- SystemRDL 2.0 language compiler front-end☆261Updated this week