SystemVerilog language server
☆585Sep 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for svls
Users that are interested in svls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 10 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,955Sep 23, 2026Updated 2 weeks ago
- ☆137Nov 17, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog compiler and language services☆1,157Updated this week
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,001Updated this week
- A fast VHDL language server and analysis library written in Rust☆513Updated this week
- Veryl: A Modern Hardware Description Language☆1,042Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog/SystemVerilog support for VS Code☆389Updated this week
- Open source implementation of a Verilog formatter☆187Jan 27, 2022Updated 4 years ago
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,538Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,031Sep 3, 2026Updated last month
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆290Sep 30, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,793Updated this week
- A SystemVerilog source file pickler.☆62Oct 20, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Flexible Intermediate Representation for RTL☆747Aug 20, 2024Updated 2 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 months ago
- Icarus Verilog☆3,669Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,472Sep 25, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆741Sep 24, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,714Sep 24, 2026Updated 2 weeks ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- Digital timing diagram rendering engine☆3,506Aug 31, 2026Updated last month