dalance / svls
SystemVerilog language server
☆499Updated this week
Alternatives and similar repositories for svls:
Users that are interested in svls are comparing it to the libraries listed below
- SystemVerilog linter☆337Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆429Updated 3 weeks ago
- A SystemVerilog Language Server☆157Updated 3 months ago
- Repurposing existing HDL tools to help writing better code☆204Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆310Updated this week
- ☆392Updated last week
- Common SystemVerilog components☆593Updated last week
- ☆109Updated 10 months ago
- SystemVerilog to Verilog conversion☆606Updated last week
- lowRISC Style Guides☆402Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,499Updated last month
- A dependency management tool for hardware projects.☆287Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆384Updated last week
- SystemVerilog compiler and language services☆702Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆602Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- SystemRDL 2.0 language compiler front-end☆249Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆562Updated last week
- Code generation tool for control and status registers☆375Updated last month
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆436Updated this week
- SystemVerilog support in VS Code☆137Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆511Updated this week
- HDL support for VS Code☆317Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆378Updated 5 months ago
- A Linux-capable RISC-V multicore for and by the world☆669Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆213Updated last week
- The UVM written in Python☆415Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆734Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- VeeR EL2 Core☆268Updated last week