Alternatives and similar repositories for svls

Users that are interested in svls are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆360Updated last month
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆451Updated 7 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆184Updated 6 months ago
• imc-trading / svlangserver
  ☆120Updated last year
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆431Updated 2 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆327Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆420Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆670Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆662Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆344Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆653Updated 3 weeks ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆427Updated last month
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆337Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,652Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆612Updated last week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆862Updated this week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆409Updated 9 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆460Updated 4 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆532Updated last month
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆405Updated last year
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆849Updated 3 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆274Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆142Updated 8 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆234Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆475Updated last week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆261Updated 3 weeks ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆182Updated 3 years ago
• riscv-non-isa / riscv-arch-test
  ☆598Updated this week
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆100Updated 5 months ago