dalance / svls

Related projects: ⓘ

• dalance / svlint
  SystemVerilog linter
  ☆301Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆394Updated 9 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆192Updated 3 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆128Updated last month
• VHDL-LS / rust_hdl
  ☆330Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆284Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆353Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• imc-trading / svlangserver
  ☆97Updated 3 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆357Updated last week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆289Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆230Updated 3 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆418Updated last month
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆584Updated this week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,321Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆318Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆498Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆536Updated 2 weeks ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆358Updated 2 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆126Updated last week
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆365Updated 7 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆389Updated this week
• gtkwave / gtkwave
  GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …
  ☆615Updated last week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆425Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆470Updated 8 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,048Updated last month
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆350Updated last month
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆574Updated 2 years ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆281Updated 2 weeks ago