A fast VHDL language server and analysis library written in Rust
☆462Feb 22, 2026Updated last week
Alternatives and similar repositories for rust_hdl
Users that are interested in rust_hdl are comparing it to the libraries listed below
Sorting:
- VHDL Language Support for VSCode☆73Mar 28, 2025Updated 11 months ago
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- Style guide enforcement for VHDL☆234Feb 5, 2026Updated 3 weeks ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 22, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- VHDL compiler and simulator☆778Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL related news.☆27Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆253Updated this week
- VHDL 2008/93/87 simulator☆2,765Feb 22, 2026Updated last week
- SystemVerilog language server☆560Feb 20, 2026Updated last week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 16, 2026Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆51Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 5 months ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆422Feb 14, 2026Updated 2 weeks ago
- An abstract language model of VHDL written in Python.☆62Jan 28, 2026Updated last month
- A JSON library implemented in VHDL.☆82Feb 8, 2026Updated 3 weeks ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆64Nov 7, 2025Updated 3 months ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- ☆30Jun 16, 2024Updated last year
- Flexible VHDL library☆193Jun 28, 2023Updated 2 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆601Jul 30, 2025Updated 7 months ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- VHDL synthesis (based on ghdl)☆356Jan 11, 2026Updated last month
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆83Feb 8, 2020Updated 6 years ago