VHDL-LS / rust_hdlLinks
A fast VHDL language server and analysis library written in Rust
☆422Updated last month
Alternatives and similar repositories for rust_hdl
Users that are interested in rust_hdl are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆359Updated last week
- SystemVerilog language server☆530Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- Style guide enforcement for VHDL☆219Updated last week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆646Updated 3 weeks ago
- A dependency management tool for hardware projects.☆322Updated 2 weeks ago
- FOSS Flow For FPGA☆405Updated 8 months ago
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆408Updated this week
- Language server based on ghdl☆98Updated 4 months ago
- VHDL Language Support for VSCode☆67Updated 5 months ago
- VHDL synthesis (based on ghdl)☆346Updated 4 months ago
- VHDL compiler and simulator☆736Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 2 weeks ago
- A SystemVerilog Language Server☆184Updated 5 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆248Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆789Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆342Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆232Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆714Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆470Updated 2 weeks ago
- A huge VHDL library for FPGA and digital ASIC development☆399Updated this week
- Code generation tool for control and status registers☆422Updated last week
- SystemVerilog to Verilog conversion☆666Updated 3 months ago
- Example designs showing different ways to use F4PGA toolchains.☆277Updated last year
- Experimental flows using nextpnr for Xilinx devices☆245Updated 11 months ago
- Veryl: A Modern Hardware Description Language☆788Updated this week
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆589Updated last month
- SystemVerilog compiler and language services☆833Updated last week
- Documenting the Lattice ECP5 bit-stream format.☆426Updated last week