A fast VHDL language server and analysis library written in Rust
☆516Oct 31, 2026Updated this week
Alternatives and similar repositories for rust_hdl
Users that are interested in rust_hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Language Support for VSCode☆77Mar 28, 2025Updated last year
- Style guide enforcement for VHDL☆255Sep 6, 2026Updated last month
- VHDL compiler and simulator☆900Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 23, 2026Updated last week
- Streaming based VHDL parser.☆86Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,917Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆267Oct 24, 2026Updated last week
- Language server based on ghdl☆105Aug 1, 2026Updated 3 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL related news.☆27Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 3 months ago
- Interfacing VHDL and foreign languages with VUnit☆16Feb 20, 2020Updated 6 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆467Updated this week
- A Sphinx domain providing VHDL language support.☆21Updated this week
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A VHDL parser for syntax highlighting.☆26Oct 24, 2026Updated last week
- Flexible VHDL library☆200Jun 28, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An abstract language model of VHDL written in Python.☆66Updated this week
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- VHDL synthesis (based on ghdl)☆370Oct 18, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 3 weeks ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆56Updated this week
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆221Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- ☆33Jun 16, 2024Updated 2 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,479Oct 23, 2026Updated last week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- A huge VHDL library for FPGA and digital ASIC development☆481Updated this week