Alternatives and similar repositories for rust_hdl:

Users that are interested in rust_hdl are comparing it to the libraries listed below

• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆429Updated 3 weeks ago
• dalance / svlint
  SystemVerilog linter
  ☆337Updated 2 weeks ago
• dalance / svls
  SystemVerilog language server
  ☆499Updated this week
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆328Updated last month
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆204Updated this week
• nickg / nvc
  VHDL compiler and simulator
  ☆675Updated this week
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆766Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆602Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆391Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆378Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆383Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆606Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆204Updated 9 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆213Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆310Updated this week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆380Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆287Updated last month
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆671Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆157Updated 3 months ago
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆62Updated last month
• f4pga / prjxray
  Documenting the Xilinx 7-series bit-stream format.
  ☆791Updated last week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆435Updated 2 weeks ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆575Updated 4 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆229Updated 5 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆593Updated last week
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,499Updated last month
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,256Updated last week