A fast VHDL language server and analysis library written in Rust
☆505Aug 29, 2026Updated this week
Alternatives and similar repositories for rust_hdl
Users that are interested in rust_hdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Language Support for VSCode☆74Mar 28, 2025Updated last year
- Style guide enforcement for VHDL☆253Jul 24, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆845Aug 13, 2026Updated 2 weeks ago
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- VHDL compiler and simulator☆878Updated this week
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Language server based on ghdl☆103Aug 1, 2026Updated last month
- VHDL 2008/93/87 simulator☆2,872Updated this week
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆268Updated this week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Jul 29, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated last month
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 6 months ago
- SystemVerilog language server☆584Aug 25, 2026Updated last week
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 2 months ago
- A VHDL Core Library.☆18Mar 29, 2017Updated 9 years ago
- An abstract language model of VHDL written in Python.☆65Aug 25, 2026Updated last week
- Documentation with code examples about interfacing VHDL with foreign languages and tools through GHDL☆54Updated this week
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 3 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated last month
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆219Jul 27, 2026Updated last month
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …☆462Apr 22, 2026Updated 4 months ago
- ☆32Jun 16, 2024Updated 2 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 3 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated 3 weeks ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Flexible VHDL library☆198Jun 28, 2023Updated 3 years ago
- The PoC Library has been forked to github.com/VHDL/PoC. See new address below☆607Jul 30, 2025Updated last year
- VHDL synthesis (based on ghdl)☆367Updated this week
- Generator for VHDL regular expression matchers☆15Jan 11, 2021Updated 5 years ago