Alternatives and similar repositories for rust_hdl:

Users that are interested in rust_hdl are comparing it to the libraries listed below

• dalance / svls
  SystemVerilog language server
  ☆482Updated this week
• dalance / svlint
  SystemVerilog linter
  ☆326Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆418Updated 2 months ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆756Updated this week
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆382Updated last week
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆367Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆198Updated 7 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆275Updated last month
• ghdl / ghdl-yosys-plugin
  VHDL synthesis (based on ghdl)
  ☆316Updated 3 weeks ago
• nickg / nvc
  VHDL compiler and simulator
  ☆653Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆195Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆232Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆377Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆583Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆562Updated 4 years ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆147Updated 3 weeks ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆654Updated last week
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆271Updated 9 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆205Updated 2 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• VHDL-LS / rust_hdl_vscode
  VHDL Language Support for VSCode
  ☆57Updated last month
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆411Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆361Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆920Updated this week
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆221Updated 3 months ago
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆419Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆659Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆176Updated this week