SystemVerilog synthesis tool
☆228Mar 10, 2025Updated 11 months ago
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆250Feb 22, 2026Updated last week
- SystemVerilog compiler and language services☆961Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Equivalence checking with Yosys☆58Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Example of how to use UVM with Verilator☆37Feb 19, 2026Updated last week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Modular hardware build system☆1,130Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,360Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- An automatic clock gating utility☆52Apr 15, 2025Updated 10 months ago
- ☆21Jun 23, 2024Updated last year
- ☆33Jan 7, 2025Updated last year
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,305Updated this week
- draws an SVG schematic from a JSON netlist☆765Jan 25, 2024Updated 2 years ago
- A dependency management tool for hardware projects.☆347Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- RTLMeter benchmark suite☆29Updated this week
- ☆103Updated this week
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Feb 24, 2026Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆99Mar 29, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆258Nov 6, 2024Updated last year
- Communication framework for RTL simulation and emulation.☆308Feb 4, 2026Updated 3 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- A suite of tools for pretty printing, diffing, and exploring abstract syntax trees.☆15Updated this week
- Common SystemVerilog components☆713Updated this week
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago