SystemVerilog synthesis tool
☆234Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- SystemVerilog design elaborator into word-level netlist form☆240Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆260Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆381Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog compiler and language services☆1,089Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,894Updated this week
- Equivalence checking with Yosys☆59Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Modular hardware build system☆1,189Updated this week
- A dependency management tool for hardware projects.☆379Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- RTLMeter benchmark suite☆31Jul 10, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,617Updated this week
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- ☆25Jun 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-platform nightly builds of open source digital design and verification tools☆1,602Updated this week
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- high-performance RTL simulator☆195Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆287Sep 30, 2025Updated 9 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Common SystemVerilog components☆766Updated this week
- An Open-source FPGA IP Generator☆1,126Updated this week
- Filelist generator☆21Jun 23, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Jul 14, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆205Jul 15, 2026Updated last week
- ☆15Dec 6, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆243Nov 20, 2024Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆111Updated this week