chipsalliance / synligLinks
SystemVerilog synthesis tool
☆218Updated 8 months ago
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆170Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆237Updated 2 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆162Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆347Updated last week
- ☆107Updated last week
- Fabric generator and CAD tools.☆206Updated this week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆302Updated last month
- WAL enables programmable waveform analysis.☆160Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆123Updated 4 months ago
- RISC-V Verification Interface☆119Updated last week
- RISC-V Formal Verification Framework☆166Updated 2 weeks ago
- Control and status register code generator toolchain☆153Updated this week
- A complete open-source design-for-testing (DFT) Solution☆168Updated 2 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆131Updated this week
- A Fast, Low-Overhead On-chip Network☆239Updated last week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆155Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated last month
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆181Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆425Updated 2 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆117Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆143Updated last month
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆220Updated this week
- A SystemVerilog source file pickler.☆60Updated last year
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆190Updated last week
- SystemRDL 2.0 language compiler front-end☆264Updated this week
- Code used in☆198Updated 8 years ago
- ASIC implementation flow infrastructure☆173Updated last week
- A dynamic verification library for Chisel.☆158Updated last year