SystemVerilog synthesis tool
☆237Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Oct 20, 2026Updated last week
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog compiler and language services☆1,174Updated this week
- Equivalence checking with Yosys☆66Oct 20, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- Modular hardware build system☆1,239Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆105Mar 29, 2024Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,793Updated this week
- RTLMeter benchmark suite☆34Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Digital Design Equivalence Checking☆113Updated this week
- Communication framework for RTL simulation and emulation.☆325Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆123Sep 20, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Translate Chisel hardware design code to Scala simulation code.☆15May 15, 2025Updated last year
- ☆132Updated this week
- An Open-source FPGA IP Generator☆1,166Updated this week
- ☆68Mar 31, 2025Updated last year
- Code repository for Coppelia tool☆22Nov 12, 2020Updated 5 years ago
- ☆10May 21, 2021Updated 5 years ago