SystemVerilog synthesis tool
☆233Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆728Mar 28, 2026Updated last month
- SystemVerilog frontend for Yosys☆222Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆460Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆255May 8, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆1,039May 16, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,846Mar 13, 2026Updated 2 months ago
- Equivalence checking with Yosys☆60May 12, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆510May 12, 2026Updated last week
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- Modular hardware build system☆1,158Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,474Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- A dependency management tool for hardware projects.☆367Apr 30, 2026Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆664May 11, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆91May 12, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,443May 15, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Jun 23, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆792Jan 25, 2024Updated 2 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆803Apr 24, 2026Updated 3 weeks ago
- Common SystemVerilog components☆751Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆108Updated this week
- An Open-source FPGA IP Generator☆1,099May 15, 2026Updated last week
- ☆111May 13, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTLMeter benchmark suite☆31May 12, 2026Updated last week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆607Jan 3, 2026Updated 4 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆137Updated this week