SystemVerilog synthesis tool
☆229Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog frontend for Yosys☆210Updated this week
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 3 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆985Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- Modular hardware build system☆1,131Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,385Updated this week
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- A dependency management tool for hardware projects.☆354Mar 12, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆653Jan 19, 2026Updated 2 months ago
- ☆23Jun 23, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Common SystemVerilog components☆728Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- ☆104Updated this week
- An Open-source FPGA IP Generator☆1,062Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆261Nov 6, 2024Updated last year
- RTLMeter benchmark suite☆29Mar 15, 2026Updated last week
- A SystemVerilog source file pickler.☆60Oct 20, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆598Jan 3, 2026Updated 2 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week