SystemVerilog synthesis tool
☆237Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆754Aug 18, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Oct 4, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆398Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog compiler and language services☆1,158Updated this week
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,957Sep 23, 2026Updated 2 weeks ago
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆555Sep 19, 2026Updated 3 weeks ago
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Modular hardware build system☆1,229Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- A dependency management tool for hardware projects.☆395Oct 1, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆101Dec 11, 2024Updated last year
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- RTLMeter benchmark suite☆33Oct 4, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,796Updated this week
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆689Sep 28, 2026Updated last week
- ☆25Jun 23, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Multi-platform nightly builds of open source digital design and verification tools☆1,754Updated this week
- draws an SVG schematic from a JSON netlist☆829Jan 25, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- ☆33Nov 25, 2022Updated 3 years ago
- Common SystemVerilog components☆807Sep 18, 2026Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,159Updated this week
- Filelist generator☆21Sep 14, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 3 months ago
- A Python package for creating and solving constrained randomization problems.☆19Sep 24, 2026Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆284Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆218Jul 15, 2026Updated 2 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆116Updated this week