SystemVerilog synthesis tool
☆232Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- SystemVerilog to Verilog conversion☆713Mar 28, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆253Feb 22, 2026Updated last month
- SystemVerilog compiler and language services☆1,002Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- An abstraction library for interfacing EDA tools☆757Apr 1, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,807Mar 13, 2026Updated 3 weeks ago
- Equivalence checking with Yosys☆59Mar 31, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆499Mar 30, 2026Updated last week
- Example of how to use UVM with Verilator☆42Feb 19, 2026Updated last month
- Modular hardware build system☆1,142Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆471Mar 30, 2026Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,421Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- An automatic clock gating utility☆52Apr 15, 2025Updated 11 months ago
- A dependency management tool for hardware projects.☆360Apr 2, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SystemVerilog linter☆379Nov 6, 2025Updated 5 months ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- Yosys Open SYnthesis Suite☆4,397Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆657Apr 3, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated last month
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- ☆24Jun 23, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆782Jan 25, 2024Updated 2 years ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆104Updated this week
- Common SystemVerilog components☆733Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- ☆108Apr 4, 2026Updated last week
- An Open-source FPGA IP Generator☆1,079Updated this week
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆267Nov 6, 2024Updated last year
- RTLMeter benchmark suite☆31Mar 31, 2026Updated last week
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆599Jan 3, 2026Updated 3 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Apr 4, 2026Updated last week