chipsalliance / synligLinks
SystemVerilog synthesis tool
☆225Updated 10 months ago
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below
Sorting:
- SystemVerilog frontend for Yosys☆187Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆244Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆356Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆163Updated 2 months ago
- Fabric generator and CAD tools.☆214Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆309Updated 3 months ago
- RISC-V Verification Interface☆135Updated this week
- WAL enables programmable waveform analysis.☆163Updated 2 months ago
- ☆113Updated 2 months ago
- RISC-V Formal Verification Framework☆176Updated this week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 6 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆120Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆252Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆147Updated 2 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆136Updated last week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆234Updated last week
- Control and status register code generator toolchain☆166Updated last month
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆200Updated last week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆195Updated this week
- A complete open-source design-for-testing (DFT) Solution☆176Updated 4 months ago
- A demo system for Ibex including debug support and some peripherals☆85Updated this week
- A SystemVerilog source file pickler.☆60Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆186Updated last year
- SystemRDL 2.0 language compiler front-end☆270Updated last week
- Code used in☆201Updated 8 years ago
- A Fast, Low-Overhead On-chip Network☆261Updated last month
- RISC-V System on Chip Template☆159Updated 5 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆435Updated 4 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆121Updated 4 years ago