SystemVerilog synthesis tool
☆234Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆748Mar 28, 2026Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated 2 weeks ago
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆266Jul 22, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog compiler and language services☆1,108Updated this week
- An abstraction library for interfacing EDA tools☆786Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- Equivalence checking with Yosys☆59Aug 5, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆538Aug 5, 2026Updated last week
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Modular hardware build system☆1,198Updated this week
- A dependency management tool for hardware projects.☆383Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆99Dec 11, 2024Updated last year
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,662Updated this week
- Mutation Cover with Yosys (MCY)☆96Aug 5, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- ☆25Jun 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Multi-platform nightly builds of open source digital design and verification tools☆1,641Updated this week
- draws an SVG schematic from a JSON netlist☆812Jan 25, 2024Updated 2 years ago
- A Linux-capable RISC-V multicore for and by the world☆825Jul 13, 2026Updated 3 weeks ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆291Sep 30, 2025Updated 10 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Common SystemVerilog components☆781Updated this week
- An Open-source FPGA IP Generator☆1,132Updated this week
- Filelist generator☆21Jun 23, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated last month
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆277Nov 6, 2024Updated last year
- RISC-V Formal Verification Framework☆208Jul 15, 2026Updated 3 weeks ago
- ☆15Dec 6, 2023Updated 2 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆114Updated this week