SystemVerilog synthesis tool
☆233Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- SystemVerilog frontend for Yosys☆225Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆258May 31, 2026Updated last week
- SystemVerilog compiler and language services☆1,068Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆514Jun 3, 2026Updated last week
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- Modular hardware build system☆1,165Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,521Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A dependency management tool for hardware projects.☆375Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- ☆33Jan 7, 2025Updated last year
- An automatic clock gating utility☆53Apr 15, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆98Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- Yosys Open SYnthesis Suite☆4,513Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆25Jun 23, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆796Jan 25, 2024Updated 2 years ago
- high-performance RTL simulator☆193Jun 19, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆809Jun 4, 2026Updated last week
- Common SystemVerilog components☆755Jun 5, 2026Updated last week
- ☆33Nov 25, 2022Updated 3 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆109Updated this week
- An Open-source FPGA IP Generator☆1,111Updated this week
- ☆114Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTLMeter benchmark suite☆31Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆271Nov 6, 2024Updated last year
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆122Apr 1, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆609Jan 3, 2026Updated 5 months ago
- Netlist API (and more) for EDA flow development☆140Updated this week