SystemVerilog synthesis tool
☆232Mar 10, 2025Updated last year
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- SystemVerilog frontend for Yosys☆215Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,014Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Equivalence checking with Yosys☆60Apr 9, 2026Updated 3 weeks ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- Example of how to use UVM with Verilator☆44Apr 20, 2026Updated last week
- Modular hardware build system☆1,154Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Multi-platform nightly builds of open source digital design and verification tools☆1,451Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An automatic clock gating utility☆52Apr 15, 2025Updated last year
- A dependency management tool for hardware projects.☆365Apr 22, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- ☆33Jan 7, 2025Updated last year
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆25Jun 23, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆788Jan 25, 2024Updated 2 years ago
- high-performance RTL simulator☆191Jun 19, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆105Updated this week
- Common SystemVerilog components☆738Updated this week
- ☆33Nov 25, 2022Updated 3 years ago
- An Open-source FPGA IP Generator☆1,094Updated this week
- ☆110Apr 25, 2026Updated last week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- RTLMeter benchmark suite☆31Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆269Nov 6, 2024Updated last year
- A SystemVerilog source file pickler.☆61Oct 20, 2024Updated last year
- RISC-V RV64GC emulator designed for RTL co-simulation☆240Nov 20, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated 2 years ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆603Jan 3, 2026Updated 3 months ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆136Apr 25, 2026Updated last week