chipsalliance / synligLinks
SystemVerilog synthesis tool
☆194Updated 2 months ago
Alternatives and similar repositories for synlig
Users that are interested in synlig are comparing it to the libraries listed below
Sorting:
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- SystemVerilog frontend for Yosys☆117Updated last week
- Fabric generator and CAD tools.☆185Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Control and status register code generator toolchain☆137Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Experimental flows using nextpnr for Xilinx devices☆238Updated 7 months ago
- FuseSoC standard core library☆139Updated last week
- RISC-V Verification Interface☆92Updated this week
- ☆95Updated last year
- WAL enables programmable waveform analysis.☆151Updated 3 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆186Updated this week
- RISC-V Formal Verification Framework☆139Updated this week
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆166Updated 6 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Python wrapper for verilator model☆84Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Control and Status Register map generator for HDL projects☆116Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- A SystemVerilog source file pickler.☆57Updated 7 months ago
- ☆132Updated 5 months ago
- RISC-V System on Chip Template☆158Updated last week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year