thomasrussellmurphy / istyle-verilog-formatterLinks
Open source implementation of a Verilog formatter
☆180Updated 3 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below
Sorting:
- Verilog formatter☆197Updated last year
- HDL support for VS Code☆332Updated last week
- SystemVerilog support in VS Code☆141Updated 5 months ago
- A SystemVerilog Language Server☆179Updated 4 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- ☆117Updated last year
- ☆65Updated 5 years ago
- SystemVerilog linter☆354Updated last month
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- Code used in☆193Updated 8 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 11 months ago
- A git-friendly Vivado wrapper☆235Updated last year
- SystemVerilog plugin for Sublime Text☆48Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆406Updated last week
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆138Updated 3 weeks ago
- Labs to learn SpinalHDL☆150Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- SystemVerilog language server☆522Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- SystemVerilog synthesis tool☆207Updated 5 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆300Updated last month
- RISC-V Verification Interface☆100Updated 2 months ago
- 使用 VSCode 舒适地开发 Verilog☆34Updated 5 years ago
- UVM 1.2 port to Python☆253Updated 6 months ago
- A simple, basic, formally verified UART controller☆308Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 6 months ago