Alternatives and similar repositories for istyle-verilog-formatter

Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below

• ericsonj / verilog-format
  Verilog formatter
  ☆199Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆346Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 10 months ago
• zion-group / VerilogCodingStyle
  ☆65Updated 5 years ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆192Updated last month
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆148Updated last year
• imc-trading / svlangserver
  ☆128Updated last month
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆245Updated last year
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year
• subbdue / systemverilog.io
  Code used in
  ☆200Updated 8 years ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆221Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆372Updated 2 months ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆151Updated last year
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆312Updated 6 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆269Updated last month
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆221Updated 5 years ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆122Updated 2 years ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆434Updated 4 months ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆284Updated 6 years ago
• TheClams / SystemVerilog
  SystemVerilog plugin for Sublime Text
  ☆49Updated 3 months ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆127Updated 10 years ago
• n-kremeris / verilator_basics
  ☆70Updated 2 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆354Updated this week
• RainEggplant / vscode-verilog-integration
  使用 VSCode 舒适地开发 Verilog
  ☆36Updated 5 years ago
• ben-marshall / verilog-vcd-parser
  A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
  ☆103Updated 3 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆144Updated this week
• mperov / fixSegfaultVCS
  There is segmentation fault of VCS which should be fixed.
  ☆40Updated 2 years ago
• fredrequin / verilator_xilinx
  Re-coded Xilinx primitives for Verilator use
  ☆51Updated 6 months ago