Open source implementation of a Verilog formatter
☆181Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog formatter☆204Mar 25, 2026Updated 2 months ago
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,849Mar 13, 2026Updated 2 months ago
- SystemVerilog language server☆572Apr 2, 2026Updated last month
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- HDL support for VS Code☆368Updated this week
- SystemVerilog to Verilog conversion☆730Mar 28, 2026Updated 2 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated 3 weeks ago
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆255May 22, 2026Updated last week
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆327Jun 30, 2025Updated 10 months ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆791Jun 15, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,049Updated this week
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 7 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,584May 19, 2026Updated last week
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Common SystemVerilog components☆751May 21, 2026Updated last week
- ☆17Jun 5, 2024Updated last year
- draws an SVG schematic from a JSON netlist☆794Jan 25, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python package for writing Value Change Dump (VCD) files.☆134Nov 10, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆19Oct 14, 2024Updated last year
- Repurposing existing HDL tools to help writing better code☆221Updated this week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Icarus Verilog☆3,468May 22, 2026Updated last week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago