Open source implementation of a Verilog formatter
☆181Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog formatter☆200Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- Verilog/SystemVerilog Syntax and Omni-completion☆414Oct 13, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- HDL support for VS Code☆362Updated this week
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 months ago
- Beautify SystemVerilog code in VSCode through Verible☆22Mar 20, 2026Updated last week
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆250Updated this week
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 8 months ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- Simple parser for extracting VHDL documentation☆73Jul 12, 2024Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆779Jun 15, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆468Nov 4, 2025Updated 4 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 3 years ago
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,528Mar 18, 2026Updated last week
- An abstraction library for interfacing EDA tools☆756Updated this week
- Common SystemVerilog components☆728Updated this week
- draws an SVG schematic from a JSON netlist☆777Jan 25, 2024Updated 2 years ago
- ☆17Jun 5, 2024Updated last year
- Python package for writing Value Change Dump (VCD) files.☆131Nov 10, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated last year
- A Python package for creating and solving constrained randomization problems.☆18Oct 14, 2024Updated last year
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Icarus Verilog☆3,389Mar 21, 2026Updated last week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆207Oct 21, 2024Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆112Oct 31, 2023Updated 2 years ago