Open source implementation of a Verilog formatter
☆187Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog formatter☆208Mar 25, 2026Updated 7 months ago
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆425Aug 3, 2026Updated 2 months ago
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog/SystemVerilog support for VS Code☆388Updated this week
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆802Jun 15, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated 3 weeks ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 7 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,173Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆209Jun 3, 2026Updated 4 months ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 16, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Mastering FPGASIC Book☆19Oct 26, 2025Updated last year
- draws an SVG schematic from a JSON netlist☆836Jan 25, 2024Updated 2 years ago
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,739Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Repurposing existing HDL tools to help writing better code☆227Sep 23, 2026Updated last month
- Icarus Verilog☆3,705Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆265Oct 6, 2026Updated 3 weeks ago
- ☆17Jun 5, 2024Updated 2 years ago
- This is a TCL script that will take in Verilog and VHDL files and generate an instantiation template appropriately for the user to use in…☆10Dec 19, 2012Updated 13 years ago
- A naive verilog/systemverilog formatter☆22Apr 2, 2026Updated 6 months ago
- A small 32-bit implementation of the RISC-V architecture☆34Aug 21, 2026Updated 2 months ago