Open source implementation of a Verilog formatter
☆185Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog formatter☆205Mar 25, 2026Updated 4 months ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- SystemVerilog language server☆582Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆420Oct 13, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Verilog/SystemVerilog support for VS Code☆381Updated this week
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆259Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆470Updated this week
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- SystemVerilog compiler and language services☆1,100Updated this week
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 9 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,639Updated this week
- An abstraction library for interfacing EDA tools☆782Jul 2, 2026Updated 3 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Updated this week
- Common SystemVerilog components☆773Updated this week
- ☆17Jun 5, 2024Updated 2 years ago
- draws an SVG schematic from a JSON netlist☆809Jan 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python package for writing Value Change Dump (VCD) files.☆135Nov 10, 2024Updated last year
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Icarus Verilog☆3,557Updated this week
- Repurposing existing HDL tools to help writing better code☆225Jun 21, 2026Updated last month
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago