thomasrussellmurphy / istyle-verilog-formatterLinks
Open source implementation of a Verilog formatter
☆179Updated 3 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below
Sorting:
- Verilog formatter☆192Updated last year
- HDL support for VS Code☆324Updated this week
- A SystemVerilog Language Server☆170Updated 2 months ago
- SystemVerilog support in VS Code☆139Updated 3 months ago
- SystemVerilog linter☆346Updated 2 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Repurposing existing HDL tools to help writing better code☆208Updated last year
- ☆63Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- ☆112Updated last year
- A git-friendly Vivado wrapper☆235Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Code used in☆186Updated 7 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- SystemVerilog language server☆508Updated last month
- Labs to learn SpinalHDL☆148Updated 11 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- AXI interface modules for Cocotb☆262Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Various caches written in Verilog-HDL☆124Updated 10 years ago
- Code generation tool for control and status registers☆391Updated this week
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- Provides various testers for chisel users☆100Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆78Updated 7 months ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Altera Advanced Synthesis Cookbook 11.0☆104Updated 2 years ago