Open source implementation of a Verilog formatter
☆187Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog formatter☆207Mar 25, 2026Updated 5 months ago
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,922Updated this week
- SystemVerilog language server☆584Updated this week
- Verilog/SystemVerilog Syntax and Omni-completion☆424Aug 3, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog/SystemVerilog support for VS Code☆385Updated this week
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 6 years ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated last week
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 2 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Beautify SystemVerilog code in VSCode through Verible☆22Aug 12, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆260Jul 31, 2026Updated last month
- Yet another implementation of TI C6x DSP simulator☆11Jan 16, 2014Updated 12 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- SystemVerilog syntax highlight/indent support in vim☆52Jul 10, 2024Updated 2 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- Simple parser for extracting VHDL documentation☆75Jul 12, 2024Updated 2 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆798Jun 15, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,125Updated this week
- Mastering FPGASIC Book☆19Oct 26, 2025Updated 10 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,671Updated this week
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 2 weeks ago
- A Python package for creating and solving constrained randomization problems.☆19Aug 10, 2026Updated 3 weeks ago
- Common SystemVerilog components☆791Aug 21, 2026Updated last week
- ☆17Jun 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- draws an SVG schematic from a JSON netlist☆821Jan 25, 2024Updated 2 years ago
- Python package for writing Value Change Dump (VCD) files.☆135Aug 11, 2026Updated 2 weeks ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- Icarus Verilog☆3,611Aug 23, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆208Jun 3, 2026Updated 2 months ago