Open source implementation of a Verilog formatter
☆181Jan 27, 2022Updated 4 years ago
Alternatives and similar repositories for istyle-verilog-formatter
Users that are interested in istyle-verilog-formatter are comparing it to the libraries listed below
Sorting:
- Verilog formatter☆200Jan 2, 2024Updated 2 years ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Verilog/SystemVerilog Syntax and Omni-completion☆414Oct 13, 2024Updated last year
- Open source implementation of a Verilog formatter☆23Jun 18, 2020Updated 5 years ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- HDL support for VS Code☆353Updated this week
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Verilog (SystemVerilog) coding style☆42Jan 7, 2019Updated 7 years ago
- Simple parser for extracting VHDL documentation☆74Jul 12, 2024Updated last year
- Yet another implementation of TI C6x DSP simulator☆12Jan 16, 2014Updated 12 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆248Updated this week
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- Beautify SystemVerilog code in VSCode through Verible☆21Feb 28, 2026Updated last week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆774Jun 15, 2024Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Common SystemVerilog components☆718Feb 26, 2026Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- ☆17Jun 5, 2024Updated last year
- ☆12Nov 18, 2025Updated 3 months ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- draws an SVG schematic from a JSON netlist☆772Jan 25, 2024Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- VCD visualizer: view your waveforms in ASCII format, or export them to TikZ figures.☆32Nov 2, 2025Updated 4 months ago