thomasrussellmurphy / istyle-verilog-formatter

Related projects: ⓘ

• ericsonj / verilog-format
  Verilog formatter
  ☆173Updated 8 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆289Updated this week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆126Updated last week
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆128Updated last month
• subbdue / systemverilog.io
  Code used in
  ☆168Updated 7 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆210Updated 3 months ago
• dalance / svlint
  SystemVerilog linter
  ☆301Updated last week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆118Updated 7 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆192Updated 3 months ago
• zion-group / VerilogCodingStyle
  ☆57Updated 4 years ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆126Updated 3 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆394Updated 9 months ago
• imc-trading / svlangserver
  ☆97Updated 3 months ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆281Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆284Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆234Updated 6 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆353Updated last week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆196Updated 4 years ago
• dalance / svls
  SystemVerilog language server
  ☆445Updated this week
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆220Updated last month
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆65Updated last year
• airin711 / Verilog-caches
  Various caches written in Verilog-HDL
  ☆111Updated 9 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆494Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆535Updated 2 weeks ago
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆266Updated 4 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆318Updated 2 months ago
• SpinalHDL / SpinalWorkshop
  Labs to learn SpinalHDL
  ☆136Updated 2 months ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆199Updated 3 months ago
• ben-marshall / verilog-parser
  A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.
  ☆128Updated 5 years ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆357Updated last week