☆137Nov 17, 2025Updated 8 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆582Updated this week
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Repurposing existing HDL tools to help writing better code☆225Jun 21, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- SystemVerilog compiler and language services☆1,093Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆420Oct 13, 2024Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Verilog/SystemVerilog support for VS Code☆380Updated this week
- ☆17Jun 5, 2024Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 3 weeks ago
- SystemVerilog support in VS Code☆154Updated this week
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,440Jul 2, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆3,773Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆461Jul 2, 2026Updated 3 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Updated this week
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆995Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated 3 weeks ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 4 months ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- SystemVerilog grammar for tree-sitter☆122Nov 11, 2024Updated last year
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- The UVM written in Python☆561Updated this week
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 6 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆729Dec 14, 2025Updated 7 months ago