imc-trading / svlangserverLinks
☆119Updated last year
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below
Sorting:
- A SystemVerilog Language Server☆184Updated 5 months ago
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- SystemVerilog language server☆530Updated this week
- SystemVerilog linter☆359Updated last week
- SystemVerilog support in VS Code☆141Updated 7 months ago
- SystemVerilog grammar for tree-sitter☆108Updated 10 months ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Updated 3 years ago
- Open source implementation of a Verilog formatter☆181Updated 3 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- A dependency management tool for hardware projects.☆322Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆342Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆232Updated 2 weeks ago
- Tools based upon slang for language server purpose☆15Updated last week
- SystemVerilog tree-sitter grammar☆34Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 2 weeks ago
- UVM 1.2 port to Python☆253Updated 7 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆404Updated 11 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Updated last year
- Generic Register Interface (contains various adapters)☆128Updated last month
- Language server based on ghdl☆98Updated 4 months ago
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆273Updated last month
- Code generation tool for control and status registers☆422Updated last week
- Verilog Configurable Cache☆182Updated 9 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- SystemRDL 2.0 language compiler front-end☆261Updated this week
- SystemVerilog synthesis tool☆209Updated 6 months ago
- HDL support for VS Code☆336Updated last week
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 months ago