☆136Nov 17, 2025Updated 11 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆587Updated this week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog compiler and language services☆1,175Updated this week
- verilog_instance.vim: create instantiation of ports from port declaration☆33Mar 13, 2023Updated 3 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆426Aug 3, 2026Updated 3 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 11 months ago
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 4 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- wavedrom to verilog converter☆18Sep 14, 2021Updated 5 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,045Updated this week
- Verdi like, verilog code signal trace and show hierarchy script☆20Oct 16, 2019Updated 7 years ago
- Verilog/SystemVerilog support for VS Code☆390Updated this week
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated 4 months ago
- ☆17Jun 5, 2024Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,053Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated 3 weeks ago
- GTKWave Decoders for RISCV☆15Aug 16, 2025Updated last year
- SystemVerilog grammar for tree-sitter☆124Sep 13, 2026Updated last month
- Package manager and build abstraction tool for FPGA/ASIC development☆1,482Oct 23, 2026Updated last week
- A fast, practical SystemVerilog LSP for RTL coding.☆54Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Veryl: A Modern Hardware Description Language☆1,053Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆471Sep 10, 2026Updated last month
- Generate conversions to/from VHDL types and std_logic_vector. Generate python-based tests.☆12Jul 7, 2026Updated 3 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆80Updated this week
- The UVM written in Python☆573Updated this week