☆131Nov 17, 2025Updated 3 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below
Sorting:
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- SystemVerilog linter☆377Nov 6, 2025Updated 4 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog compiler and language services☆968Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆413Oct 13, 2024Updated last year
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated last year
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- HDL support for VS Code☆353Feb 27, 2026Updated last week
- Python interface for cross-calling with HDL☆47Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Updated this week
- SystemVerilog support in VS Code☆149Feb 18, 2025Updated last year
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆918Feb 23, 2026Updated last week
- A Modular Open-Source Hardware Fuzzing Framework☆36Dec 14, 2021Updated 4 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- The UVM written in Python☆504Updated this week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- Package manager and build abstraction tool for FPGA/ASIC development☆1,391Feb 13, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,266Updated this week
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated last week
- ☆11Apr 25, 2020Updated 5 years ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- Digital Circuit rendering engine☆39Jul 30, 2025Updated 7 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Oct 22, 2024Updated last year
- Beautify SystemVerilog code in VSCode through Verible☆21Updated this week
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- a programming game for Python based on Robocode and Turtle.py☆12Jan 24, 2019Updated 7 years ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 6 years ago
- Unit testing for cocotb☆166Dec 6, 2025Updated 3 months ago