☆133Nov 17, 2025Updated 5 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog Language Server☆198Nov 30, 2025Updated 5 months ago
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- SystemVerilog linter☆381Nov 6, 2025Updated 6 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog compiler and language services☆1,027Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆417Oct 13, 2024Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated last month
- An abstraction library for interfacing EDA tools☆765Apr 24, 2026Updated last week
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- HDL support for VS Code☆366Updated this week
- Python interface for cross-calling with HDL☆50Mar 14, 2026Updated last month
- ☆17Jun 5, 2024Updated last year
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 3 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- SystemVerilog support in VS Code☆153Feb 18, 2025Updated last year
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,410Feb 13, 2026Updated 2 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆964Apr 21, 2026Updated 2 weeks ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆78Apr 27, 2026Updated last week
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆450Apr 5, 2026Updated last month
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,354Apr 27, 2026Updated last week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆36Oct 23, 2024Updated last year
- Digital Circuit rendering engine☆39Mar 31, 2026Updated last month
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 5 months ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Verilator open-source SystemVerilog simulator and lint system☆3,587Updated this week
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- SystemVerilog grammar for tree-sitter☆114Nov 11, 2024Updated last year
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 3 months ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆711Dec 14, 2025Updated 4 months ago