Alternatives and similar repositories for svlangserver

Users that are interested in svlangserver are comparing it to the libraries listed below

• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆220Updated last year
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆191Updated last month
• dalance / svlint
  SystemVerilog linter
  ☆371Updated last month
• dalance / svls
  SystemVerilog language server
  ☆556Updated last week
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆114Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆146Updated 10 months ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆42Updated 2 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated 11 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆134Updated last month
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆183Updated 3 years ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆338Updated 2 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆257Updated 10 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• zhuzhzh / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆25Updated 3 years ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆187Updated last week
• pulp-platform / iDMA
  A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)
  ☆189Updated 3 months ago
• n-kremeris / verilator_basics
  ☆69Updated 2 years ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆457Updated last month
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆352Updated this week
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆279Updated this week
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 7 months ago
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆257Updated 2 weeks ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• kevinpt / hdlparse
  Simple parser for extracting VHDL documentation
  ☆72Updated last year
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆232Updated last year
• chipsalliance / uvm-verilator
  ☆110Updated last month
• chipsalliance / VeeR-ISS
  ☆150Updated 2 years ago
• TheClams / SystemVerilog
  SystemVerilog plugin for Sublime Text
  ☆49Updated 3 months ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆196Updated 3 years ago