☆137Nov 17, 2025Updated 8 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆583Jul 28, 2026Updated 2 weeks ago
- A SystemVerilog Language Server☆208Nov 30, 2025Updated 8 months ago
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Repurposing existing HDL tools to help writing better code☆226Jun 21, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,910Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog compiler and language services☆1,115Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- verilog_instance.vim: create instantiation of ports from port declaration☆32Mar 13, 2023Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆423Aug 3, 2026Updated last week
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- An abstraction library for interfacing EDA tools☆787Updated this week
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- Verilog/SystemVerilog support for VS Code☆383Updated this week
- ☆17Jun 5, 2024Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10Jun 28, 2026Updated last month
- SystemVerilog support in VS Code☆156Updated this week
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,449Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,845Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆463Jul 2, 2026Updated last month
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆79Updated this week
- cocotb: Python-based chip (RTL) verification☆2,470Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,004Jul 23, 2026Updated 3 weeks ago
- Beautify SystemVerilog code in VSCode through Verible☆22Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 4 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆38Oct 23, 2024Updated last year
- Python interface for cross-calling with HDL☆52Mar 14, 2026Updated 5 months ago
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 9 months ago
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- SystemVerilog grammar for tree-sitter☆123Nov 11, 2024Updated last year
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- The UVM written in Python☆566Updated this week
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 7 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week