☆134Nov 17, 2025Updated 6 months ago
Alternatives and similar repositories for svlangserver
Users that are interested in svlangserver are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 6 months ago
- SystemVerilog language server☆579Jun 4, 2026Updated last week
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog compiler and language services☆1,068Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- verilog_instance.vim: create instantiation of ports from port declaration☆31Mar 13, 2023Updated 3 years ago
- Verilog/SystemVerilog Syntax and Omni-completion☆418Oct 13, 2024Updated last year
- Edit SystemVerilog files (and UVM files) in Vim/gVim☆30Mar 8, 2024Updated 2 years ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierar…☆372Updated this week
- Python interface for cross-calling with HDL☆51Mar 14, 2026Updated 3 months ago
- ☆17Jun 5, 2024Updated 2 years ago
- A hand-written recursive decent Verilog parser.☆10May 7, 2026Updated last month
- Vim plugin for Bluespec SystemVerilog (BSV)☆12Nov 8, 2020Updated 5 years ago
- SystemVerilog support in VS Code☆153Updated this week
- wavedrom to verilog converter☆17Sep 14, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Package manager and build abstraction tool for FPGA/ASIC development☆1,420Jun 8, 2026Updated last week
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆78Jun 8, 2026Updated last week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆981Apr 21, 2026Updated last month
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆458Apr 5, 2026Updated 2 months ago
- Beautify SystemVerilog code in VSCode through Verible☆23Apr 15, 2026Updated 2 months ago
- cocotb: Python-based chip (RTL) verification☆2,407Updated this week
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆37Oct 23, 2024Updated last year
- Digital Circuit rendering engine☆40Mar 31, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 7 months ago
- VCD file viewer for Neovim☆15Feb 20, 2022Updated 4 years ago
- SystemVerilog grammar for tree-sitter☆117Nov 11, 2024Updated last year
- A Modular Open-Source Hardware Fuzzing Framework☆37Dec 14, 2021Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 5 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆715Dec 14, 2025Updated 6 months ago