vivekmalneedi / veridian
A SystemVerilog Language Server
☆157Updated 3 months ago
Alternatives and similar repositories for veridian:
Users that are interested in veridian are comparing it to the libraries listed below
- ☆109Updated 10 months ago
- SystemVerilog linter☆337Updated 2 weeks ago
- SystemVerilog language server☆499Updated this week
- Repurposing existing HDL tools to help writing better code☆204Updated 9 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆429Updated 3 weeks ago
- A dependency management tool for hardware projects.☆287Updated last month
- SystemVerilog synthesis tool☆182Updated 2 weeks ago
- Verilog Configurable Cache☆174Updated 3 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated 2 months ago
- SystemVerilog support in VS Code☆137Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆310Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆213Updated last week
- SystemVerilog grammar for tree-sitter☆98Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆184Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆469Updated last month
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- RISC-V System on Chip Template☆159Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆384Updated last week
- Generic Register Interface (contains various adapters)☆111Updated 6 months ago
- Common SystemVerilog components☆593Updated last week
- Open source implementation of a Verilog formatter☆179Updated 3 years ago
- ☆279Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆249Updated 3 weeks ago
- WAL enables programmable waveform analysis.☆147Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Fabric generator and CAD tools☆163Updated last month
- Waveform Viewer Extension for VScode☆126Updated this week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated last week
- ☆88Updated last year