A SystemVerilog Language Server
☆194Nov 30, 2025Updated 3 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below
Sorting:
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- ☆131Nov 17, 2025Updated 3 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- HDL support for VS Code☆353Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated 11 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated 2 weeks ago
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 5 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆472Jan 18, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆319Jun 30, 2025Updated 8 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆108Feb 11, 2026Updated 3 weeks ago
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆918Feb 23, 2026Updated 2 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆699Dec 14, 2025Updated 2 months ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- The UVM written in Python☆507Mar 2, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated 2 weeks ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Logic circuit analysis and optimization☆45Feb 2, 2026Updated last month
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- Veryl: A Modern Hardware Description Language☆897Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- RFCs for changes to the Amaranth language and standard components☆18Jan 26, 2026Updated last month
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Jul 7, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- WAL enables programmable waveform analysis.☆164Nov 10, 2025Updated 3 months ago
- Integrated Circuit Layout☆57Feb 25, 2025Updated last year
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 6 months ago