Alternatives and similar repositories for veridian

Users that are interested in veridian are comparing it to the libraries listed below

• dalance / svlint
  SystemVerilog linter
  ☆370Updated last month
• imc-trading / svlangserver
  ☆126Updated 3 weeks ago
• dalance / svls
  SystemVerilog language server
  ☆553Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆454Updated last month
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆337Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆218Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆145Updated 9 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆350Updated last week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆183Updated 3 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆238Updated 3 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆220Updated 9 months ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆443Updated 2 weeks ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆42Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated 10 months ago
• n-kremeris / verilator_basics
  ☆69Updated 2 years ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆343Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆162Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆544Updated last month
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆186Updated last week
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆76Updated this week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆680Updated 2 weeks ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆266Updated 2 weeks ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆288Updated 3 weeks ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆276Updated 2 months ago
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆303Updated this week
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆415Updated 11 months ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated last week