vivekmalneedi / veridianLinks
A SystemVerilog Language Server
☆187Updated 6 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below
Sorting:
- ☆120Updated last year
- SystemVerilog linter☆364Updated last month
- SystemVerilog language server☆543Updated 3 weeks ago
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆452Updated 7 months ago
- A dependency management tool for hardware projects.☆332Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆346Updated this week
- SystemVerilog synthesis tool☆216Updated 7 months ago
- SystemVerilog support in VS Code☆143Updated 8 months ago
- SystemVerilog grammar for tree-sitter☆109Updated 11 months ago
- Open source implementation of a Verilog formatter☆182Updated 3 years ago
- SystemVerilog tree-sitter grammar☆38Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- HDL support for VS Code☆340Updated this week
- ☆68Updated 2 years ago
- A fast VHDL language server and analysis library written in Rust☆433Updated 2 weeks ago
- magma circuits☆262Updated last year
- Verilog Configurable Cache☆184Updated 3 weeks ago
- A hardware compiler based on LLHD and CIRCT☆263Updated 4 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆306Updated 4 months ago
- WAL enables programmable waveform analysis.☆160Updated last week
- Code generation tool for control and status registers☆427Updated last month
- SystemVerilog frontend for Yosys☆168Updated this week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- SystemRDL 2.0 language compiler front-end☆263Updated last month
- RISC-V System on Chip Template☆159Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆278Updated 2 weeks ago
- FOSS Flow For FPGA☆411Updated 9 months ago