A SystemVerilog Language Server
☆205Nov 30, 2025Updated 7 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆582Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- ☆137Nov 17, 2025Updated 8 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,898Jul 19, 2026Updated last week
- SystemVerilog compiler and language services☆1,100Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Repurposing existing HDL tools to help writing better code☆225Jun 21, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆470Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆137Jul 21, 2026Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆265Jul 22, 2026Updated last week
- Verilog/SystemVerilog support for VS Code☆381Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- A SystemVerilog language server based on the Slang library.☆287Jul 22, 2026Updated last week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- SystemVerilog tree-sitter grammar☆55Jul 20, 2026Updated last week
- Tools based upon slang for language server purpose☆24Jul 2, 2026Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆730Dec 14, 2025Updated 7 months ago
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 5 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆383Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆997Updated this week
- ☆99Jul 22, 2026Updated last week
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- The UVM written in Python☆561Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 5 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 10 months ago
- A fast VHDL language server and analysis library written in Rust☆501Jul 13, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog to Verilog conversion☆743Mar 28, 2026Updated 4 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆26Updated this week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated last month
- cocotb: Python-based chip (RTL) verification☆2,458Updated this week
- high-performance RTL simulator☆195Jul 22, 2026Updated last week