A SystemVerilog Language Server
☆195Nov 30, 2025Updated 3 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆567Mar 18, 2026Updated last week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- ☆132Nov 17, 2025Updated 4 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated 2 weeks ago
- SystemVerilog compiler and language services☆989Mar 22, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆468Nov 4, 2025Updated 4 months ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆454Mar 8, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆252Feb 22, 2026Updated last month
- HDL support for VS Code☆362Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆321Jun 30, 2025Updated 9 months ago
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆474Jan 18, 2026Updated 2 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆39Feb 19, 2026Updated last month
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆117Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆703Dec 14, 2025Updated 3 months ago
- Logic circuit analysis and optimization☆47Feb 2, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆369Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆930Mar 23, 2026Updated last week
- ☆95Oct 13, 2025Updated 5 months ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆36Jan 26, 2026Updated 2 months ago
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 6 months ago
- The UVM written in Python☆518Updated this week
- A fast VHDL language server and analysis library written in Rust☆465Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Veryl: A Modern Hardware Description Language☆913Updated this week
- SystemVerilog to Verilog conversion☆710Nov 24, 2025Updated 4 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 6 months ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Integrated Circuit Layout☆58Feb 25, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,301Updated this week
- WAL enables programmable waveform analysis.☆166Nov 10, 2025Updated 4 months ago