vivekmalneedi / veridianLinks
A SystemVerilog Language Server
☆191Updated last month
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below
Sorting:
- SystemVerilog linter☆372Updated 2 months ago
- ☆128Updated last month
- SystemVerilog language server☆556Updated 2 weeks ago
- Repurposing existing HDL tools to help writing better code☆220Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆457Updated 2 months ago
- A dependency management tool for hardware projects.☆338Updated this week
- SystemVerilog support in VS Code☆146Updated 10 months ago
- A SystemVerilog language server based on the Slang library.☆100Updated this week
- SystemVerilog grammar for tree-sitter☆113Updated last year
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆239Updated 4 months ago
- Open source implementation of a Verilog formatter☆183Updated 3 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆432Updated 4 months ago
- SystemVerilog synthesis tool☆223Updated 9 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆352Updated this week
- SystemVerilog tree-sitter grammar☆43Updated 2 months ago
- A fast VHDL language server and analysis library written in Rust☆449Updated last week
- A command-line tool for displaying vcd waveforms.☆65Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆65Updated 11 months ago
- SystemVerilog frontend for Yosys☆186Updated this week
- HDL support for VS Code☆346Updated this week
- Tools based upon slang for language server purpose☆20Updated last week
- Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.☆40Updated last year
- WAL enables programmable waveform analysis.☆163Updated last month
- ☆70Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆268Updated last month
- Waveform Viewer Extension for VScode☆300Updated last week
- Verilog Configurable Cache☆187Updated 2 weeks ago
- Code generation tool for control and status registers☆435Updated 2 weeks ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆190Updated 2 weeks ago
- Control and status register code generator toolchain☆164Updated last month