Alternatives and similar repositories for veridian:

Users that are interested in veridian are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆106Updated 8 months ago
• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• dalance / svls
  SystemVerilog language server
  ☆492Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆200Updated 8 months ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆426Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆381Updated 2 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆133Updated this week
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆209Updated 3 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆170Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆455Updated last week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆127Updated last month
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆55Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆572Updated 2 weeks ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆96Updated 3 months ago
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆107Updated 4 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆591Updated this week
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆243Updated 3 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• openhwgroup / cv32e40x
  4 stage, in-order, compute RISC-V core based on the CV32E40P
  ☆226Updated 3 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆144Updated this week
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆156Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆363Updated this week
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆169Updated last week
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆245Updated last month
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆231Updated 6 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago