A SystemVerilog Language Server
☆196Nov 30, 2025Updated 4 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆572Apr 2, 2026Updated 2 weeks ago
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- ☆133Nov 17, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,817Mar 13, 2026Updated last month
- SystemVerilog compiler and language services☆1,000Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated 2 weeks ago
- Repurposing existing HDL tools to help writing better code☆221Jun 6, 2024Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆457Apr 5, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆256Feb 22, 2026Updated last month
- HDL support for VS Code☆364Apr 9, 2026Updated last week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆66Jan 18, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆324Jun 30, 2025Updated 9 months ago
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Example of how to use UVM with Verilator☆42Feb 19, 2026Updated 2 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆706Dec 14, 2025Updated 4 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆121Updated this week
- Logic circuit analysis and optimization☆48Feb 2, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆371Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆942Updated this week
- ☆96Oct 13, 2025Updated 6 months ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 11 months ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 10 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 7 months ago
- The UVM written in Python☆525Apr 7, 2026Updated last week
- A fast VHDL language server and analysis library written in Rust☆474Apr 4, 2026Updated 2 weeks ago
- Veryl: A Modern Hardware Description Language☆916Apr 10, 2026Updated last week
- SystemVerilog to Verilog conversion☆719Mar 28, 2026Updated 3 weeks ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆37Jan 26, 2026Updated 2 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆28Sep 8, 2025Updated 7 months ago
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- Integrated Circuit Layout☆60Feb 25, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,316Apr 12, 2026Updated last week
- WAL enables programmable waveform analysis.☆176Nov 10, 2025Updated 5 months ago
- Hardware Description Languages☆1,141Apr 6, 2026Updated last week