A SystemVerilog Language Server
☆208Nov 30, 2025Updated 8 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆583Jul 28, 2026Updated 3 weeks ago
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- ☆137Nov 17, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- SystemVerilog compiler and language services☆1,115Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- Repurposing existing HDL tools to help writing better code☆226Jun 21, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆267Updated this week
- Verilog/SystemVerilog support for VS Code☆383Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- A SystemVerilog language server based on the Slang library.☆301Updated this week
- SystemVerilog synthesis tool☆235Mar 10, 2025Updated last year
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆489Updated this week
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- Tools based upon slang for language server purpose☆24Aug 4, 2026Updated 2 weeks ago
- SystemVerilog tree-sitter grammar☆57Jul 20, 2026Updated 3 weeks ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆737Aug 7, 2026Updated last week
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 6 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,007Jul 23, 2026Updated 3 weeks ago
- ☆99Jul 22, 2026Updated 3 weeks ago
- A simple digital waveform viewer with vi-like key bindings.☆144Mar 7, 2025Updated last year
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- The UVM written in Python☆569Updated this week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- A fast VHDL language server and analysis library written in Rust☆504Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog to Verilog conversion☆749Updated this week
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆26Updated this week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- WAL enables programmable waveform analysis.☆182Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated 2 weeks ago