Alternatives and similar repositories for veridian

Users that are interested in veridian are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆117Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆354Updated last month
• dalance / svls
  SystemVerilog language server
  ☆522Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆447Updated 5 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆314Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆406Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 5 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆106Updated 9 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆229Updated 2 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆207Updated 5 months ago
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆180Updated 3 years ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆15Updated last week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆62Updated 6 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆336Updated this week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆332Updated last week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆180Updated 8 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆400Updated 7 months ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆26Updated this week
• n-kremeris / verilator_basics
  ☆66Updated 2 years ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆143Updated this week
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆193Updated this week
• ics-jku / wal
  WAL enables programmable waveform analysis.
  ☆155Updated 2 months ago
• riscv-software-src / riscof
  ☆85Updated 4 months ago
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• VHDL-LS / rust_hdl
  ☆417Updated last month
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆95Updated 2 months ago
• AndrewNolte / vscode-system-verilog
  SystemVerilog/Verilog support for vscode
  ☆32Updated 3 months ago
• pulp-platform / riscv-dbg
  RISC-V Debug Support for our PULP RISC-V Cores
  ☆265Updated 3 months ago