A SystemVerilog Language Server
☆209Nov 30, 2025Updated 9 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆584Aug 25, 2026Updated 2 weeks ago
- SystemVerilog linter☆391Nov 6, 2025Updated 10 months ago
- ☆137Nov 17, 2025Updated 9 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,931Updated this week
- SystemVerilog compiler and language services☆1,132Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Repurposing existing HDL tools to help writing better code☆227Jun 21, 2026Updated 2 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆474Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆143Aug 23, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆269Updated this week
- Verilog/SystemVerilog support for VS Code☆386Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- A SystemVerilog language server based on the Slang library.☆311Updated this week
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆488Updated this week
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 4 years ago
- Tools based upon slang for language server purpose☆24Updated this week
- SystemVerilog tree-sitter grammar☆58Jul 20, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆739Aug 7, 2026Updated last month
- Logic circuit analysis and optimization☆52Feb 2, 2026Updated 7 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆391Updated this week
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,015Updated this week
- ☆99Jul 22, 2026Updated last month
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Description of Apple's LEAP ISA☆17Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- The UVM written in Python☆569Sep 1, 2026Updated last week
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 7 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 11 months ago
- A fast VHDL language server and analysis library written in Rust☆507Updated this week
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- SystemVerilog to Verilog conversion☆750Aug 18, 2026Updated 3 weeks ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆28Updated this week
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- WAL enables programmable waveform analysis.☆183Aug 16, 2026Updated 3 weeks ago
- cocotb: Python-based chip (RTL) verification☆2,495Updated this week
- high-performance RTL simulator☆195Aug 4, 2026Updated last month