A SystemVerilog Language Server
☆205Nov 30, 2025Updated 6 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆579Jun 4, 2026Updated 2 weeks ago
- SystemVerilog linter☆386Nov 6, 2025Updated 7 months ago
- ☆134Nov 17, 2025Updated 7 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,864Updated this week
- SystemVerilog compiler and language services☆1,072Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated last week
- Repurposing existing HDL tools to help writing better code☆223Jun 7, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated 2 weeks ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆259Updated this week
- Verilog/SystemVerilog support for VS Code, including syntax highlighting, snippets, formatting, linting, project-aware navigation, hierar…☆372Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆134Jun 9, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 3 years ago
- Example of how to use UVM with Verilator☆45Apr 20, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆717Dec 14, 2025Updated 6 months ago
- Logic circuit analysis and optimization☆50Feb 2, 2026Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆379Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆983Apr 21, 2026Updated last month
- ☆98May 20, 2026Updated 3 weeks ago
- Description of Apple's LEAP ISA☆16Nov 21, 2022Updated 3 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- The UVM written in Python☆550Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 9 months ago
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- Veryl: A Modern Hardware Description Language☆954Updated this week
- A fast VHDL language server and analysis library written in Rust☆494Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆38Jan 26, 2026Updated 4 months ago
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆29Jun 9, 2026Updated last week
- high-performance RTL simulator☆194Jun 19, 2024Updated last year
- Integrated Circuit Layout☆62Feb 25, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,407Jun 12, 2026Updated last week
- WAL enables programmable waveform analysis.☆182May 31, 2026Updated 2 weeks ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago