A SystemVerilog Language Server
☆212Nov 30, 2025Updated 11 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog language server☆587Updated this week
- SystemVerilog linter☆395Nov 6, 2025Updated last year
- ☆136Nov 17, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆1,177Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 4 months ago
- Repurposing existing HDL tools to help writing better code☆228Sep 23, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- A SystemVerilog language server based on the Slang library.☆352Updated this week
- A fast VHDL language server and analysis library written in Rust☆517Updated this week
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆148Oct 25, 2026Updated last week
- A simple digital waveform viewer with vi-like key bindings.☆145Mar 7, 2025Updated last year
- Python bindings for slang, a library for compiling SystemVerilog☆67Jan 18, 2025Updated last year
- WAL enables programmable waveform analysis.☆189Sep 22, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆270Updated this week
- An abstraction library for interfacing EDA tools☆805Sep 15, 2026Updated last month
- SystemVerilog tree-sitter grammar☆60Oct 21, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming languag…☆497Updated this week
- Veryl: A Modern Hardware Description Language☆1,054Updated this week
- ☆102Jul 22, 2026Updated 3 months ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆746Oct 11, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- Verilog/SystemVerilog support for VS Code☆389Updated this week
- GTKWave is a fully featured GTK+ based wave viewer for Unix and Win32 which reads LXT, LXT2, VZT, FST, and GHW files as well as standard …☆1,048Updated this week
- cocotb: Python-based chip (RTL) verification☆2,568Updated this week
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- The UVM written in Python☆573Updated this week
- A Verilog IEEE 1364-2005 language server written in Nim.☆15Aug 25, 2022Updated 4 years ago
- SystemVerilog support in VS Code☆157Oct 12, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Tools based upon slang for language server purpose☆24Sep 10, 2026Updated last month
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Oct 29, 2026Updated last week
- Hardware Description Languages☆1,184Oct 27, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,064Updated this week
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- sample VCD files☆43Oct 13, 2026Updated 3 weeks ago
- A command-line tool for displaying vcd waveforms.☆73Feb 19, 2024Updated 2 years ago