Alternatives and similar repositories for veridian

Users that are interested in veridian are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆115Updated last year
• dalance / svlint
  SystemVerilog linter
  ☆352Updated last week
• dalance / svls
  SystemVerilog language server
  ☆517Updated this week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆214Updated last year
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆444Updated 4 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆311Updated last week
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆141Updated 4 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆221Updated 3 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆399Updated this week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆201Updated 4 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆60Updated 5 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆333Updated this week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆179Updated 3 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆104Updated 8 months ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆179Updated 7 months ago
• n-kremeris / verilator_basics
  ☆66Updated 2 years ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆95Updated 2 months ago
• suzizecat / slang-lsp-tools
  Tools based upon slang for language server purpose
  ☆15Updated this week
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆24Updated this week
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆328Updated this week
• VHDL-LS / rust_hdl
  ☆413Updated 2 weeks ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆142Updated last month
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆262Updated last month
• pulp-platform / cheshire
  A minimal Linux-capable 64-bit RISC-V SoC built around CVA6
  ☆271Updated this week
• riscv-software-src / riscof
  ☆83Updated 3 months ago
• SpinalHDL / VexiiRiscv
  Like VexRiscv, but, Harder, Better, Faster, Stronger
  ☆167Updated last week
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆59Updated last year
• FPGA-Research / FABulous
  Fabric generator and CAD tools.
  ☆190Updated this week
• phanrahan / magma
  magma circuits
  ☆261Updated 8 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆135Updated last week