vivekmalneedi / veridianLinks
A SystemVerilog Language Server
☆170Updated 2 months ago
Alternatives and similar repositories for veridian
Users that are interested in veridian are comparing it to the libraries listed below
Sorting:
- ☆112Updated last year
- SystemVerilog linter☆346Updated 2 months ago
- SystemVerilog language server☆508Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- Repurposing existing HDL tools to help writing better code☆208Updated last year
- SystemVerilog support in VS Code☆139Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- A dependency management tool for hardware projects.☆304Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆159Updated last week
- Verilog Configurable Cache☆178Updated 6 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆500Updated 3 months ago
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Common SystemVerilog components☆623Updated this week
- ☆288Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- HDL support for VS Code☆324Updated this week
- Code generation tool for control and status registers☆391Updated this week
- SystemVerilog grammar for tree-sitter☆99Updated 6 months ago
- Open source implementation of a Verilog formatter☆179Updated 3 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 9 months ago
- ☆405Updated 3 weeks ago
- AXI interface modules for Cocotb☆262Updated last year