Alternatives and similar repositories for veridian

Users that are interested in veridian are comparing it to the libraries listed below

• imc-trading / svlangserver
  ☆129Updated 2 months ago
• dalance / svlint
  SystemVerilog linter
  ☆373Updated 2 months ago
• dalance / svls
  SystemVerilog language server
  ☆558Updated 3 weeks ago
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆461Updated 2 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆222Updated last year
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆343Updated this week
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆43Updated 3 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆113Updated last year
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆147Updated 11 months ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆225Updated 10 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆245Updated 4 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆438Updated 4 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆356Updated last week
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆182Updated 4 years ago
• hudson-trading / slang-server
  A SystemVerilog language server based on the Slang library.
  ☆109Updated last week
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆65Updated last year
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆351Updated this week
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆455Updated 3 weeks ago
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆192Updated this week
• n-kremeris / verilator_basics
  ☆70Updated 2 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆441Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆423Updated last year
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆313Updated 7 months ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆307Updated this week
• pulp-platform / register_interface
  Generic Register Interface (contains various adapters)
  ☆135Updated 2 months ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆135Updated this week
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆177Updated last week
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆159Updated last year
• Ben1152000 / sootty
  A command-line tool for displaying vcd waveforms.
  ☆66Updated last year
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆270Updated 2 weeks ago