SystemVerilog language server client for Visual Studio Code
☆23Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for svls-vscode
Users that are interested in svls-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- SystemVerilog language server☆581Updated this week
- SystemVerilog linter☆387Nov 6, 2025Updated 7 months ago
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- 雙峰祭オンラインシステム バックエンド☆20May 1, 2023Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated last year
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated last month
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 6 years ago
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated 3 weeks ago
- Backend for the personal development SNS "snooze"☆13Dec 28, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- ☆25Sep 5, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆11Nov 17, 2025Updated 7 months ago
- 📐 Calculate Pi with Monte Carlo method in 100% CSS (no JavaScript!)☆14Nov 26, 2023Updated 2 years ago
- A flexible linter with rules defined by regular expression☆29Jun 9, 2026Updated 3 weeks ago
- yet another eRuby implementation, based on Erubis☆28Sep 18, 2016Updated 9 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- A git subcommand to apply skeleton repository continuously☆16Jun 5, 2026Updated 3 weeks ago
- JSON5 parser for Ruby☆18Jun 22, 2026Updated last week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- a pelican plugin developed to auto space CJK characters☆14Jan 22, 2019Updated 7 years ago
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆20Jul 9, 2024Updated last year
- Convert tag files (ctags, gccxml, etc) to databases (sqlite, mysql, etc)☆13Mar 30, 2015Updated 11 years ago
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 4 months ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆15May 24, 2025Updated last year
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated 2 months ago
- ☆16May 2, 2026Updated last month
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Piecewise curve approximation☆10Feb 3, 2016Updated 10 years ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago
- Wishbone SATA Controller☆26Jun 23, 2026Updated last week