SystemVerilog language server client for Visual Studio Code
☆23Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for svls-vscode
Users that are interested in svls-vscode are comparing it to the libraries listed below
Sorting:
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated last year
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- SystemVerilog language server☆564Mar 9, 2026Updated last week
- ☆16Nov 30, 2025Updated 3 months ago
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- 雙峰祭オンラインシステム バックエンド☆20May 1, 2023Updated 2 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Render waveforms inside VSCode with WaveDrom☆38Feb 28, 2026Updated 3 weeks ago
- SystemVerilog support in VS Code☆150Feb 18, 2025Updated last year
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 5 years ago
- Backend for the personal development SNS "snooze"☆13Dec 28, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 4 months ago
- 📐 Calculate Pi with Monte Carlo method in 100% CSS (no JavaScript!)☆13Nov 26, 2023Updated 2 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- yet another eRuby implementation, based on Erubis☆27Sep 18, 2016Updated 9 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- JSON5 parser for Ruby☆18Mar 2, 2026Updated 2 weeks ago
- An inhouse RISC-V 32-bits CPU☆18Feb 12, 2026Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆60Oct 1, 2023Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- a pelican plugin developed to auto space CJK characters☆14Jan 22, 2019Updated 7 years ago
- A curated list of research and repositories on the novel technique of hardware fuzzing☆20Mar 8, 2026Updated last week
- The VD100 development board is based on the Xilinx Versal AI Edge series chip xcve2302 and is designed with a core board and a bottom boa…☆18Jul 9, 2024Updated last year
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- ☆32Sep 11, 2025Updated 6 months ago
- ☆21Sep 26, 2025Updated 5 months ago
- SystemVerilog file list pruner☆17Mar 2, 2026Updated 2 weeks ago
- Michi-Go --- Michi (Minimalistic Go MCTS Engine) recoded in Go☆16Nov 18, 2020Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jan 7, 2026Updated 2 months ago
- ☆13Feb 14, 2026Updated last month
- Piecewise curve approximation☆10Feb 3, 2016Updated 10 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 5 months ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago