SystemVerilog language server client for Visual Studio Code
☆23Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for svls-vscode
Users that are interested in svls-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 5 years ago
- SystemVerilog language server☆584Updated this week
- Verylup: the Veryl toolchain installer☆13Updated this week
- SystemVerilog linter☆390Nov 6, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- 雙峰祭オンラインシステム バックエンド☆20May 1, 2023Updated 3 years ago
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated 3 months ago
- SystemVerilog support in VS Code☆156Aug 11, 2026Updated 2 weeks ago
- A tiny header-only C++ library for Sixel.☆12Apr 4, 2020Updated 6 years ago
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- Backend for the personal development SNS "snooze"☆13Updated this week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆25Sep 5, 2022Updated 3 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- ☆11Nov 17, 2025Updated 9 months ago
- 📐 Calculate Pi with Monte Carlo method in 100% CSS (no JavaScript!)☆14Nov 26, 2023Updated 2 years ago
- Digital Design with Chisel☆10Dec 2, 2021Updated 4 years ago
- A flexible linter with rules defined by regular expression☆27Jul 28, 2026Updated last month
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- A git subcommand to apply skeleton repository continuously☆15Aug 7, 2026Updated 3 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- JSON5 parser for Ruby☆18Aug 11, 2026Updated 2 weeks ago
- Piecewise curve approximation☆10Feb 3, 2016Updated 10 years ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- a pelican plugin developed to auto space CJK characters☆14Jan 22, 2019Updated 7 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Michi-Go --- Michi (Minimalistic Go MCTS Engine) recoded in Go☆17Nov 18, 2020Updated 5 years ago
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆15Nov 16, 2024Updated last year
- Arm System Architecture: Architecture Compliance Suite☆20Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- An open-source HDL register code generator fast enough to run in real time.☆91Aug 10, 2026Updated 3 weeks ago
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 7 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Research files to fit Raman Spectroscopy data to a Double Lorentzian peak equation using a genetic algorithm☆14Aug 5, 2017Updated 9 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year