SystemVerilog language server client for Visual Studio Code
☆23Dec 30, 2022Updated 3 years ago
Alternatives and similar repositories for svls-vscode
Users that are interested in svls-vscode are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- 「Chiselを始めたい人に読んで欲しい本」のサンプルコード用リポジトリ☆10Aug 26, 2021Updated 4 years ago
- SystemVerilog language server☆582Jul 14, 2026Updated last week
- ☆16Jun 23, 2026Updated 3 weeks ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 🔍 Zoomable Waveform viewer for the Web☆43Nov 3, 2020Updated 5 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆477Jun 10, 2026Updated last month
- 雙峰祭オンラインシステム バックエンド☆20May 1, 2023Updated 3 years ago
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated last month
- SystemVerilog support in VS Code☆154Jun 10, 2026Updated last month
- Backend for the personal development SNS "snooze"☆13Dec 28, 2024Updated last year
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆11Nov 17, 2025Updated 8 months ago
- 📐 Calculate Pi with Monte Carlo method in 100% CSS (no JavaScript!)☆14Nov 26, 2023Updated 2 years ago
- Digital Design with Chisel☆10Dec 2, 2021Updated 4 years ago
- Helper of yaml file generation from single master yaml file.☆10Mar 17, 2020Updated 6 years ago
- RISC-VのCPU作った☆20Oct 21, 2019Updated 6 years ago
- A git subcommand to apply skeleton repository continuously☆15Updated this week
- JSON5 parser for Ruby☆18Jun 22, 2026Updated 3 weeks ago
- Piecewise curve approximation☆10Feb 3, 2016Updated 10 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆62Oct 1, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- a pelican plugin developed to auto space CJK characters☆14Jan 22, 2019Updated 7 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- Michi-Go --- Michi (Minimalistic Go MCTS Engine) recoded in Go☆17Nov 18, 2020Updated 5 years ago
- An Elixir-like pipes for Ruby (oh no not again). Experiment/demo☆14Nov 16, 2024Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆15Aug 30, 2019Updated 6 years ago
- An inhouse RISC-V 32-bits CPU☆20Feb 12, 2026Updated 5 months ago
- Arm System Architecture: Architecture Compliance Suite☆18Jul 13, 2026Updated last week
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SublimeText Plugin for VHDL (highlight, autocompletion, navigation, ...)☆11Jun 19, 2024Updated 2 years ago
- A set of tools that automate the execution of scarab simulations☆19Updated this week
- Research files to fit Raman Spectroscopy data to a Double Lorentzian peak equation using a genetic algorithm☆14Aug 5, 2017Updated 8 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- tuya_smesh_sdk_tlsr825x_common☆14Nov 24, 2020Updated 5 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆25Updated this week
- Sphinx extension for visual documentation of hardware written in HWT☆12Nov 12, 2025Updated 8 months ago