SystemVerilog support in VS Code
☆157Oct 12, 2026Updated 2 weeks ago
Alternatives and similar repositories for VSCode-SystemVerilog
Users that are interested in VSCode-SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog/SystemVerilog support for VS Code☆388Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆22Oct 5, 2026Updated 3 weeks ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SystemVerilog compiler and language services☆1,173Updated this week
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆743Oct 11, 2026Updated 2 weeks ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- ☆226Aug 16, 2026Updated 2 months ago
- Render waveforms inside VSCode with WaveDrom☆41Oct 18, 2026Updated last week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- SystemVerilog plugin for Sublime Text☆52Sep 29, 2026Updated last month
- SystemVerilog language server☆587Oct 14, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆136Nov 17, 2025Updated 11 months ago
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Test suite designed to check compliance with the SystemVerilog standard.☆404Updated this week
- SystemVerilog FSM generator☆39May 10, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AMIQ Externally Controlled Test Bench☆12Jan 13, 2025Updated last year
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- ☆11Dec 15, 2023Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- ☆24Sep 26, 2025Updated last year
- Lightweight transaction recording for SystemC☆11Oct 21, 2026Updated last week
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆85Mar 10, 2018Updated 8 years ago
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- 😎 A curated list of awesome RISC-V implementations☆150Mar 12, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemRDL 2.0 language compiler front-end☆288Oct 7, 2026Updated 3 weeks ago
- Verilator open-source SystemVerilog simulator and lint system☆4,041Updated this week
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- The UVM written in Python☆572Updated this week
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago