SystemVerilog support in VS Code
☆149Feb 18, 2025Updated last year
Alternatives and similar repositories for VSCode-SystemVerilog
Users that are interested in VSCode-SystemVerilog are comparing it to the libraries listed below
Sorting:
- HDL support for VS Code☆352Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆21Nov 17, 2025Updated 3 months ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- Render waveforms inside VSCode with WaveDrom☆38Jan 12, 2026Updated last month
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆694Dec 14, 2025Updated 2 months ago
- ☆209Mar 6, 2025Updated 11 months ago
- SystemVerilog compiler and language services☆961Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 2 years ago
- SystemVerilog extension for Visual Studio Code☆13Dec 18, 2018Updated 7 years ago
- SystemVerilog plugin for Sublime Text☆49Sep 21, 2025Updated 5 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Pulp virtual platform☆24Jul 16, 2025Updated 7 months ago
- ☆130Nov 17, 2025Updated 3 months ago
- SystemVerilog language server☆560Feb 20, 2026Updated last week
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆104Mar 6, 2022Updated 3 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆82Mar 10, 2018Updated 7 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- SystemVerilog/Verilog support for vscode using Ctags☆37Sep 19, 2025Updated 5 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,255Feb 21, 2026Updated last week
- The UVM written in Python☆502Updated this week
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Feb 23, 2026Updated last week
- D3.js based wave (signal) visualizer☆67Aug 19, 2025Updated 6 months ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- A dependency management tool for hardware projects.☆347Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,500Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆818Feb 22, 2026Updated last week