SystemVerilog support in VS Code
☆155Aug 9, 2026Updated this week
Alternatives and similar repositories for VSCode-SystemVerilog
Users that are interested in VSCode-SystemVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog/SystemVerilog support for VS Code☆382Updated this week
- Beautify SystemVerilog code in VSCode through Verible☆22Jun 28, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,904Updated this week
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog language server client for Visual Studio Code☆23Dec 30, 2022Updated 3 years ago
- SystemVerilog plugin for Sublime Text☆51Mar 28, 2026Updated 4 months ago
- VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!☆736Updated this week
- Render waveforms inside VSCode with WaveDrom☆40May 25, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- SystemVerilog compiler and language services☆1,107Updated this week
- ☆223May 30, 2026Updated 2 months ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- SystemVerilog language server☆582Jul 28, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆331Jun 30, 2025Updated last year
- SystemVerilog/Verilog support for vscode using Ctags☆38Sep 19, 2025Updated 10 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆385Updated this week
- ☆11Dec 15, 2023Updated 2 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆471Jul 28, 2026Updated last week
- Mirror of the Universal Verification Methodology from sourceforge☆37Jan 21, 2015Updated 11 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆85Mar 10, 2018Updated 8 years ago
- ☆137Nov 17, 2025Updated 8 months ago
- Pulp virtual platform☆24Jul 16, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.☆103Mar 6, 2022Updated 4 years ago
- iverilog extension for Visual Studio Code to satisfy the needs for an easy testbench runner. Includes builtin GTKWave support.☆11Mar 4, 2023Updated 3 years ago
- SystemVerilog Design Patterns☆26Mar 11, 2015Updated 11 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆677Jul 7, 2026Updated last month
- SystemVerilog extension for Visual Studio Code☆14Dec 18, 2018Updated 7 years ago
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Verilator open-source SystemVerilog simulator and lint system☆3,835Updated this week
- cocotb: Python-based chip (RTL) verification☆2,471Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Parse FSDB waveform files☆23Apr 13, 2026Updated 3 months ago
- ☆22Sep 26, 2025Updated 10 months ago
- The UVM written in Python☆564Updated this week
- Atom Hardware IDE☆13May 4, 2021Updated 5 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆67Jul 20, 2026Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 7 months ago
- ☆22Aug 3, 2026Updated last week