Alternatives and similar repositories for VSCode-SystemVerilog:

Users that are interested in VSCode-SystemVerilog are comparing it to the libraries listed below

• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆251Updated 3 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆318Updated this week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆131Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆120Updated 2 weeks ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆113Updated last year
• accellera-official / uvm-core
  ☆82Updated 8 months ago
• svunit / svunit
  ☆200Updated 2 months ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆174Updated 2 years ago
• raysalemi / Python4RTLVerification
  ☆155Updated 2 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated 2 months ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆199Updated 6 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆256Updated last year
• WilsonChen003 / HDLGen
  HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…
  ☆96Updated last year
• accellera / uvm
  ☆50Updated 8 years ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆57Updated 3 months ago
• aignacio / ravenoc
  RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
  ☆166Updated 5 months ago
• mmxsrup / axi4-interface
  AXI4 and AXI4-Lite interface definitions
  ☆92Updated 4 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆423Updated 3 weeks ago
• riscv-verification / RVVI
  RISC-V Verification Interface
  ☆89Updated 2 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆217Updated last month
• pulp-platform / FlooNoC
  A Fast, Low-Overhead On-chip Network
  ☆200Updated last week
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆178Updated 5 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆388Updated 3 weeks ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆83Updated 3 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆148Updated 6 months ago
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆130Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆381Updated 2 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆160Updated last week
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆244Updated 11 years ago
• jerralph / riscv-vip
  For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug
  ☆60Updated 4 years ago