Basic Common Modules
☆48Jul 16, 2026Updated last week
Alternatives and similar repositories for pzbcm
Users that are interested in pzbcm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Filelist generator☆21Jun 23, 2026Updated last month
- ☆10Nov 2, 2023Updated 2 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 8 months ago
- ☆22Sep 26, 2025Updated 9 months ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Network on Chip Implementation written in SytemVerilog☆209Aug 27, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 3 weeks ago
- ☆21Updated this week
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 months ago
- Code generation tool for control and status registers☆463Jul 16, 2026Updated last week
- Useful UVM extensions☆28Jul 10, 2024Updated 2 years ago
- General Purpose AXI Direct Memory Access☆77May 12, 2024Updated 2 years ago
- ☆24Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Feb 28, 2023Updated 3 years ago
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆44Jun 18, 2021Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- ☆44Mar 9, 2026Updated 4 months ago
- 10G Ethernet MAC implementation☆25Jul 13, 2020Updated 6 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Support code for DVCon 2021 paper submission☆13Mar 1, 2021Updated 5 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A picorv32 RISC-V processor with some very simple memory and peripherals. For Terasic DE-0 Nano☆13Apr 15, 2019Updated 7 years ago
- 疲労困憊していても書ける優しいプログラミング言語のコンパイラ☆11Dec 25, 2025Updated 6 months ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 6 months ago
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 4 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- Veryl: A Modern Hardware Description Language☆987Updated this week
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- ☆69Jan 7, 2023Updated 3 years ago
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- ☆15Jun 27, 2024Updated 2 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆39Jul 17, 2026Updated last week