Basic Common Modules
☆48Mar 18, 2026Updated last month
Alternatives and similar repositories for pzbcm
Users that are interested in pzbcm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Nov 2, 2023Updated 2 years ago
- Translation of http://chip-architect.com/news/2003_09_21_Detailed_Architecture_of_AMDs_64bit_Core.html☆11Feb 5, 2019Updated 7 years ago
- Network on Chip Implementation written in SytemVerilog☆203Aug 27, 2022Updated 3 years ago
- ☆21Sep 26, 2025Updated 7 months ago
- ☆21Apr 15, 2026Updated 2 weeks ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Meno is a tool for visualizing hierarchical data, such as synthesized circuit sizes. It can be built into a single, standalone HTML file.…☆20Nov 3, 2025Updated 5 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- SystemVerilog Logger☆19Apr 6, 2026Updated 3 weeks ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- YosysHQ SVA AXI Properties☆50Feb 7, 2023Updated 3 years ago
- Code generation tool for control and status registers☆455Apr 19, 2026Updated last week
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated last year
- ☆14Feb 28, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Filelist generator☆20Apr 23, 2026Updated last week
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆44Jun 18, 2021Updated 4 years ago
- Veryl: A Modern Hardware Description Language☆921Updated this week
- DSP by FPGA☆15Sep 12, 2023Updated 2 years ago
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- ☆44Mar 9, 2026Updated last month
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 疲労困憊していても書ける優しいプログラミング言語のコンパイラ☆11Dec 25, 2025Updated 4 months ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 4 months ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Apr 7, 2026Updated 3 weeks ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated last year
- Interconnect Prototyping Assistant (IPA) is an interconnect modeling and generation framework built atop [MatchLib] (https://github.com/N…☆15Aug 20, 2024Updated last year
- ☆14Jun 7, 2021Updated 4 years ago
- This is my first trial project for designing RISC-V in Chisel☆17Apr 29, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Apr 19, 2026Updated last week
- RISC-V Nox core☆73Jul 22, 2025Updated 9 months ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- SystemVerilog linter☆380Nov 6, 2025Updated 5 months ago
- ☆68Jan 7, 2023Updated 3 years ago
- ☆15Jun 27, 2024Updated last year
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago