pezy-computing / pzbcmLinks
Basic Common Modules
☆44Updated 2 months ago
Alternatives and similar repositories for pzbcm
Users that are interested in pzbcm are comparing it to the libraries listed below
Sorting:
- RISC-V RV32IMAFC Core for MCU☆39Updated 8 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- A SystemVerilog source file pickler.☆60Updated last year
- A Python package for generating HDL wrappers and top modules for HDL sources☆38Updated this week
- ☆38Updated 3 years ago
- ☆20Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- YosysHQ SVA AXI Properties☆43Updated 2 years ago
- ☆99Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆67Updated last month
- Platform Level Interrupt Controller☆43Updated last year
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- An automatic clock gating utility☆50Updated 6 months ago
- ☆30Updated last month
- Open Source PHY v2☆31Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 2 weeks ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- RISC-V Nox core☆68Updated 3 months ago
- ☆44Updated 5 years ago
- ☆32Updated 9 months ago
- Framework to perform DUT vs ISS (Whisper) lockstep architectural checks☆20Updated last week
- ☆57Updated 6 months ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Updated 9 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆116Updated 4 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- ☆40Updated last year
- Open source RTL simulation acceleration on commodity hardware☆30Updated 2 years ago