Basic Common Modules
☆46Dec 13, 2025Updated 2 months ago
Alternatives and similar repositories for pzbcm
Users that are interested in pzbcm are comparing it to the libraries listed below
Sorting:
- ☆10Nov 2, 2023Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- ☆21Sep 26, 2025Updated 5 months ago
- Network on Chip Implementation written in SytemVerilog☆197Aug 27, 2022Updated 3 years ago
- Filelist generator☆20Feb 3, 2026Updated 3 weeks ago
- General Purpose AXI Direct Memory Access☆62May 12, 2024Updated last year
- Code generation tool for control and status registers☆448Jan 7, 2026Updated last month
- YosysHQ SVA AXI Properties☆45Feb 7, 2023Updated 3 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago
- RISC-V instruction decoder written in Rust.☆17Dec 31, 2025Updated 2 months ago
- ☆21Feb 20, 2026Updated last week
- ☆33Nov 25, 2022Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- 10G Ethernet MAC implementation☆23Jul 13, 2020Updated 5 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆44Jun 18, 2021Updated 4 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- ☆68Jan 7, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- GPGPU version of 数え上げお姉さん(https://github.com/primenumber/kazoeage-oneesan)☆11Dec 3, 2021Updated 4 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- 疲労困憊していても書ける優しいプログラミング言語のコンパイラ☆11Dec 25, 2025Updated 2 months ago
- ☆31Jan 22, 2026Updated last month
- Verilog Configurable Cache☆192Feb 17, 2026Updated last week
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆13Jul 7, 2024Updated last year
- ☆14Jun 7, 2021Updated 4 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- Unofficial website of security camp☆14Aug 19, 2025Updated 6 months ago
- Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.☆17Feb 2, 2026Updated 3 weeks ago