Alternatives and similar repositories for pyuvm

Users that are interested in pyuvm are comparing it to the libraries listed below

• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆257Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆251Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆618Updated last week
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆399Updated 10 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆425Updated 8 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆530Updated 3 years ago
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆267Updated 2 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆251Updated 2 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆335Updated last year
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆295Updated 3 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆186Updated 8 years ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆319Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆555Updated last month
• svunit / svunit
  ☆200Updated 2 months ago
• raysalemi / Python4RTLVerification
  ☆155Updated 2 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆246Updated 11 years ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆203Updated last year
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆573Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,272Updated last week
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆192Updated 4 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆381Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆627Updated last month
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆132Updated last year
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆292Updated 2 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆488Updated 3 months ago
• adki / AMBA_AXI_AHB_APB
  AMBA bus lecture material
  ☆434Updated 5 years ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆533Updated last week
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆420Updated 2 years ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆684Updated last week