Alternatives and similar repositories for pyuvm:

Users that are interested in pyuvm are comparing it to the libraries listed below

• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆247Updated last year
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆250Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆595Updated 2 weeks ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆390Updated 9 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆409Updated 6 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆250Updated 3 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆310Updated this week
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆261Updated 2 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆184Updated 7 years ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆518Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆531Updated last month
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆290Updated 3 years ago
• svunit / svunit
  ☆197Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆793Updated last month
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆318Updated 11 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆241Updated 11 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆562Updated last week
• rggen / rggen
  Code generation tool for control and status registers
  ☆377Updated last month
• raysalemi / Python4RTLVerification
  ☆152Updated 2 years ago
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆418Updated 2 years ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆386Updated this week
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆198Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆610Updated 2 weeks ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,246Updated last week
• themperek / cocotb-test
  Unit testing for cocotb
  ☆157Updated 3 weeks ago
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆196Updated last year
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆411Updated 2 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆236Updated 3 weeks ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆357Updated 7 months ago