pyuvm / pyuvm

Related projects ⓘ

Alternatives and complementary repositories for pyuvm

• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆214Updated last year
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆363Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆518Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• VerificationExcellence / UVMReference
  Reference examples and short projects using UVM Methodology
  ☆254Updated 2 years ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆178Updated 7 years ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆236Updated 2 months ago
• raysalemi / uvmprimer
  Contains the code examples from The UVM Primer Book sorted by chapters.
  ☆483Updated 2 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆490Updated 10 months ago
• svunit / svunit
  ☆186Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆526Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆371Updated 2 months ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆233Updated 11 years ago
• Juniper / open-register-design-tool
  Tool to generate register RTL, models, and docs using SystemRDL or JSpec input
  ☆195Updated last month
• VerificationExcellence / SystemVerilogReference
  training labs and examples
  ☆398Updated 2 years ago
• Nic30 / hdlConvertor
  Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4
  ☆281Updated 2 months ago
• themperek / cocotb-test
  Unit testing for cocotb
  ☆149Updated 2 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆171Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆333Updated last week
• troyguo / awesome-dv
  Awesome ASIC design verification
  ☆266Updated 2 years ago
• raysalemi / Python4RTLVerification
  ☆120Updated 2 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,113Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆448Updated this week
• Practical-UVM-Step-By-Step / Practical-UVM-Step-By-Step
  This is the main repository for all the examples for the book Practical UVM
  ☆172Updated 4 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆264Updated 6 months ago
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆645Updated this week
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆121Updated 9 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated 3 weeks ago