Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆256Feb 22, 2026Updated 2 months ago
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆458Apr 5, 2026Updated 3 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆375Updated this week
- SystemVerilog synthesis tool☆232Mar 10, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,829Mar 13, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog compiler and language services☆1,014Apr 26, 2026Updated last week
- ☆97Oct 13, 2025Updated 6 months ago
- An abstraction library for interfacing EDA tools☆762Apr 24, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Apr 5, 2026Updated 3 weeks ago
- SystemVerilog to Verilog conversion☆725Mar 28, 2026Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆504Apr 24, 2026Updated last week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆323Jun 30, 2025Updated 10 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆470Mar 30, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Modular hardware build system☆1,154Updated this week
- SystemVerilog frontend for Yosys☆215Updated this week
- UVM 1.2 port to Python☆260Feb 9, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆224Dec 23, 2025Updated 4 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆660Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A dependency management tool for hardware projects.☆365Updated this week
- Mutation Cover with Yosys (MCY)☆91Apr 9, 2026Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Yosys Open SYnthesis Suite☆4,423Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,568Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Apr 3, 2026Updated last month
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,864Apr 14, 2026Updated 2 weeks ago
- SystemVerilog linter☆381Nov 6, 2025Updated 5 months ago
- A hardware compiler based on LLHD and CIRCT☆268Jun 30, 2025Updated 10 months ago
- A Linux-capable RISC-V multicore for and by the world☆798Apr 24, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Equivalence checking with Yosys☆60Apr 9, 2026Updated 3 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆236Updated this week
- OpenSTA engine☆574Apr 23, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆315Mar 6, 2026Updated last month
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 10 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,222Updated this week
- ☆123Nov 11, 2025Updated 5 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago