Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆269Oct 4, 2026Updated last week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆399Updated this week
- ☆30Oct 2, 2023Updated 3 years ago
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,958Sep 23, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog compiler and language services☆1,161Updated this week
- ☆102Jul 22, 2026Updated 2 months ago
- An abstraction library for interfacing EDA tools☆802Sep 15, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated 3 weeks ago
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆755Aug 18, 2026Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆251Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆556Sep 19, 2026Updated 3 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- Modular hardware build system☆1,230Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Sep 20, 2026Updated 3 weeks ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A dependency management tool for hardware projects.☆398Oct 1, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆100Sep 9, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,803Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆4,008Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆170Oct 5, 2026Updated last week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆242Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Cross EDA Abstraction and Automation☆43Updated this week
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- OpenSTA engine☆626Sep 28, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆328Aug 7, 2026Updated 2 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,273Updated this week
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago