Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆269Aug 31, 2026Updated this week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆473Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆390Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆236Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,924Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog compiler and language services☆1,124Updated this week
- ☆99Jul 22, 2026Updated last month
- An abstraction library for interfacing EDA tools☆790Aug 12, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆749Aug 18, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆249Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆543Aug 5, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 2 months ago
- Modular hardware build system☆1,204Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Aug 25, 2026Updated last week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A dependency management tool for hardware projects.☆389Aug 20, 2026Updated last week
- Mutation Cover with Yosys (MCY)☆97Aug 5, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Yosys Open SYnthesis Suite☆4,727Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,890Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,032Updated this week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆827Jul 13, 2026Updated last month
- SystemVerilog linter☆391Nov 6, 2025Updated 9 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆168Aug 25, 2026Updated last week
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 2 months ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆240Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 3 weeks ago
- Equivalence checking with Yosys☆61Aug 5, 2026Updated 3 weeks ago
- OpenSTA engine☆612Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆325Aug 7, 2026Updated 3 weeks ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,261Updated this week
- ☆136Aug 14, 2026Updated 2 weeks ago