Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆252Feb 22, 2026Updated last month
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆451Mar 8, 2026Updated 2 weeks ago
- Test suite designed to check compliance with the SystemVerilog standard.☆368Updated this week
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,789Mar 13, 2026Updated last week
- SystemVerilog compiler and language services☆985Mar 16, 2026Updated last week
- ☆95Oct 13, 2025Updated 5 months ago
- An abstraction library for interfacing EDA tools☆754Mar 11, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Mar 8, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆709Nov 24, 2025Updated 4 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆500Mar 4, 2026Updated 2 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆320Jun 30, 2025Updated 8 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆467Nov 4, 2025Updated 4 months ago
- Modular hardware build system☆1,131Updated this week
- SystemVerilog frontend for Yosys☆210Updated this week
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆223Dec 23, 2025Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆654Jan 19, 2026Updated 2 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- A dependency management tool for hardware projects.☆357Updated this week
- Mutation Cover with Yosys (MCY)☆91Mar 4, 2026Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Yosys Open SYnthesis Suite☆4,348Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,804Feb 17, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆156Dec 9, 2025Updated 3 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,439Updated this week
- SystemVerilog linter☆379Nov 6, 2025Updated 4 months ago
- A hardware compiler based on LLHD and CIRCT☆266Jun 30, 2025Updated 8 months ago
- A Linux-capable RISC-V multicore for and by the world☆784Updated this week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- OpenSTA engine☆555Mar 17, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,213Updated this week
- ☆118Nov 11, 2025Updated 4 months ago
- An open-source static random access memory (SRAM) compiler.☆1,021Mar 12, 2026Updated last week