Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆258May 31, 2026Updated last week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463May 31, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆378Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- ☆31Oct 2, 2023Updated 2 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,858Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- SystemVerilog compiler and language services☆1,068Updated this week
- ☆98May 20, 2026Updated 3 weeks ago
- An abstraction library for interfacing EDA tools☆771Apr 24, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26May 31, 2026Updated last week
- SystemVerilog to Verilog conversion☆736Mar 28, 2026Updated 2 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84May 14, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆518Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆328Jun 30, 2025Updated 11 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Modular hardware build system☆1,165Updated this week
- SystemVerilog frontend for Yosys☆229Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆225May 19, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A dependency management tool for hardware projects.☆375Updated this week
- Mutation Cover with Yosys (MCY)☆92Jun 2, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Yosys Open SYnthesis Suite☆4,513Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆159May 1, 2026Updated last month
- Verilator open-source SystemVerilog simulator and lint system☆3,679Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,907Jun 3, 2026Updated last week
- SystemVerilog linter☆384Nov 6, 2025Updated 7 months ago
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago
- A Linux-capable RISC-V multicore for and by the world☆811Jun 5, 2026Updated last week
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆238Updated this week
- OpenSTA engine☆582Jun 3, 2026Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆322Mar 6, 2026Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,237Updated this week
- ☆128Nov 11, 2025Updated 7 months ago
- netlistDB - Intermediate format for digital hardware representation with graph database API☆31Mar 17, 2021Updated 5 years ago