Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆269Oct 26, 2026Updated last week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆405Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- ☆30Oct 2, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- SystemVerilog compiler and language services☆1,174Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- SystemVerilog to Verilog conversion☆758Aug 18, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆483Jun 10, 2026Updated 4 months ago
- ☆102Jul 22, 2026Updated 3 months ago
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Modular hardware build system☆1,239Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆560Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆27Sep 22, 2026Updated last month
- SystemVerilog linter☆394Nov 6, 2025Updated 11 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Oct 16, 2026Updated 2 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆253Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A dependency management tool for hardware projects.☆401Oct 22, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Verilator open-source SystemVerilog simulator and lint system☆4,048Updated this week
- Yosys Open SYnthesis Suite☆4,857Updated this week
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆171Oct 9, 2026Updated 3 weeks ago
- Mutation Cover with Yosys (MCY)☆101Oct 13, 2026Updated 2 weeks ago
- Proposed RISC-V Composable Custom Extensions Specification☆74Jun 28, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Equivalence checking with Yosys☆67Updated this week
- OpenSTA engine☆638Updated this week
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- Python packages providing a library for Verification Stimulus and Coverage☆149Oct 26, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆19Sep 22, 2026Updated last month