Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆250Feb 22, 2026Updated last week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆449Feb 23, 2026Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆360Updated this week
- ☆31Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆228Mar 10, 2025Updated 11 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- SystemVerilog compiler and language services☆961Feb 25, 2026Updated last week
- An abstraction library for interfacing EDA tools☆755Feb 18, 2026Updated 2 weeks ago
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆317Jun 30, 2025Updated 8 months ago
- ☆91Oct 13, 2025Updated 4 months ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆491Feb 24, 2026Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Feb 23, 2026Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83May 14, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆155Dec 9, 2025Updated 2 months ago
- Mutation Cover with Yosys (MCY)☆91Feb 4, 2026Updated last month
- Modular hardware build system☆1,130Updated this week
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆221Dec 23, 2025Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- A dependency management tool for hardware projects.☆349Updated this week
- A hardware compiler based on LLHD and CIRCT☆265Jun 30, 2025Updated 8 months ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- OpenSTA engine☆552Updated this week
- Yosys Open SYnthesis Suite☆4,305Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Equivalence checking with Yosys☆58Feb 24, 2026Updated last week
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,208Updated this week
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆1,012Jan 16, 2026Updated last month
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- ☆118Nov 11, 2025Updated 3 months ago