chipsalliance / UHDM
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆191Updated last month
Related projects: ⓘ
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆353Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆284Updated this week
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆192Updated this week
- SystemVerilog support for Yosys☆156Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆109Updated last month
- Fabric generator and CAD tools☆147Updated this week
- SystemRDL 2.0 language compiler front-end☆226Updated 2 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆131Updated 3 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆253Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆130Updated 3 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆191Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆281Updated 2 weeks ago
- Control and status register code generator toolchain☆88Updated 2 weeks ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆199Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆100Updated 10 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆266Updated 4 years ago
- A dependency management tool for hardware projects.☆230Updated 3 weeks ago
- UVM 1.2 port to Python☆234Updated 6 months ago
- VeeR EL2 Core☆243Updated this week
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆204Updated this week
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆136Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆107Updated 11 months ago
- RISC-V Verification Interface☆70Updated 2 weeks ago
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 3 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆223Updated last month
- Qflow full end-to-end digital synthesis flow for ASIC designs☆184Updated 4 months ago
- ☆181Updated 2 months ago
- ☆143Updated this week
- WAL enables programmable waveform analysis.☆121Updated last month