Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆260Jul 22, 2026Updated this week
Alternatives and similar repositories for UHDM
Users that are interested in UHDM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆467Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆381Updated this week
- ☆30Oct 2, 2023Updated 2 years ago
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog compiler and language services☆1,090Updated this week
- ☆99Updated this week
- An abstraction library for interfacing EDA tools☆781Jul 2, 2026Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆85May 14, 2024Updated 2 years ago
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- SystemVerilog design elaborator into word-level netlist form☆241Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆533Jul 16, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆478Jun 10, 2026Updated last month
- Modular hardware build system☆1,190Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Jun 22, 2026Updated last month
- UVM 1.2 port to Python☆261Feb 9, 2025Updated last year
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- A dependency management tool for hardware projects.☆379Updated this week
- Mutation Cover with Yosys (MCY)☆96Jul 9, 2026Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆675Jul 7, 2026Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,622Updated this week
- Verilator open-source SystemVerilog simulator and lint system☆3,766Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,982Jul 14, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated last year
- A Linux-capable RISC-V multicore for and by the world☆822Jul 13, 2026Updated last week
- SystemVerilog linter☆388Nov 6, 2025Updated 8 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆166Jul 8, 2026Updated 2 weeks ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated 3 weeks ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆239Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Equivalence checking with Yosys☆59Updated this week
- OpenSTA engine☆594Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆324Jul 13, 2026Updated last week
- Verilog to Routing -- Open Source CAD Flow for FPGA Research☆1,253Updated this week
- ☆132Nov 11, 2025Updated 8 months ago