chipsalliance / UHDM
Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, Visitor and Listener. Used as a compiled interchange format in between SystemVerilog tools. Compiles on Linux gcc, Windows msys2-gcc & msvc, OsX
☆211Updated last week
Alternatives and similar repositories for UHDM:
Users that are interested in UHDM are comparing it to the libraries listed below
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- SystemVerilog synthesis tool☆180Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆119Updated 2 weeks ago
- SystemRDL 2.0 language compiler front-end☆246Updated this week
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆198Updated 4 months ago
- A dependency management tool for hardware projects.☆283Updated last month
- Control and status register code generator toolchain☆115Updated this week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆276Updated 5 years ago
- UVM 1.2 port to Python☆249Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated last month
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆205Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆143Updated 8 months ago
- SystemVerilog support in VS Code☆134Updated 3 weeks ago
- FuseSoC standard core library☆127Updated last month
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 10 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated last week
- VeeR EL2 Core☆266Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆428Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆207Updated 3 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆266Updated 2 weeks ago
- Verilog Configurable Cache☆172Updated 3 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆109Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆134Updated 2 weeks ago
- RISC-V Verification Interface☆85Updated 3 weeks ago
- ☆88Updated last year