suoto / hdl_checkerLinks
Repurposing existing HDL tools to help writing better code
☆217Updated last year
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below
Sorting:
- ☆117Updated last year
- A SystemVerilog Language Server☆179Updated 4 months ago
- SystemVerilog linter☆354Updated last month
- Language server based on ghdl☆95Updated 2 months ago
- SystemVerilog language server☆522Updated this week
- Style guide enforcement for VHDL☆213Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆406Updated last week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated 2 weeks ago
- SystemVerilog grammar for tree-sitter☆106Updated 9 months ago
- HDL symbol generator☆193Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆115Updated last year
- SystemRDL 2.0 language compiler front-end☆256Updated last week
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆279Updated 5 years ago
- A dependency management tool for hardware projects.☆314Updated 2 weeks ago
- Tools based upon slang for language server purpose☆15Updated last week
- Control and status register code generator toolchain☆142Updated 2 months ago
- Unit testing for cocotb☆161Updated 2 months ago
- SystemVerilog support in VS Code☆141Updated 5 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 6 months ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆245Updated last week
- ☆205Updated 5 months ago
- SystemVerilog synthesis tool☆207Updated 5 months ago
- UVM 1.2 port to Python☆253Updated 6 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆447Updated 5 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆300Updated last month
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 9 months ago
- ☆417Updated last month
- Open source implementation of a Verilog formatter☆180Updated 3 years ago