suoto / hdl_checkerView external linksLinks
Repurposing existing HDL tools to help writing better code
☆221Jun 6, 2024Updated last year
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Jun 1, 2021Updated 4 years ago
- A fast VHDL language server and analysis library written in Rust☆459Jan 31, 2026Updated 2 weeks ago
- Streaming based VHDL parser.☆84Jul 15, 2024Updated last year
- Language server based on ghdl☆102May 14, 2025Updated 9 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆315Jun 30, 2025Updated 7 months ago
- Specification of the Wishbone SoC Interconnect Architecture☆51Jun 5, 2022Updated 3 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- VHDL related news.☆27Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated last year
- ☆129Nov 17, 2025Updated 2 months ago
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆66Feb 2, 2025Updated last year
- SystemVerilog language server☆560Updated this week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆62Nov 7, 2025Updated 3 months ago
- A Sphinx domain providing VHDL language support.☆20Dec 18, 2023Updated 2 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- HDL symbol generator☆202Feb 2, 2023Updated 3 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 4 months ago
- A SystemVerilog Language Server☆193Nov 30, 2025Updated 2 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 4 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- A curated list of awesome resources for HDL design and verification☆169Feb 6, 2026Updated last week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆16Apr 10, 2025Updated 10 months ago
- VUnit is a unit testing framework for VHDL/SystemVerilog☆813Updated this week
- Style guide enforcement for VHDL☆233Feb 5, 2026Updated last week
- Building and deploying container images for open source electronic design automation (EDA)☆120Oct 3, 2024Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 5 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,769Dec 22, 2025Updated last month
- VHDL dependency analyzer☆24Mar 10, 2020Updated 5 years ago
- UVM 1.2 port to Python☆259Feb 9, 2025Updated last year
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- SystemVerilog linter☆377Nov 6, 2025Updated 3 months ago
- cocotb: Python-based chip (RTL) verification☆2,251Updated this week
- A JSON library implemented in VHDL.☆82Updated this week
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 9 years ago