suoto / hdl_checkerLinks
Repurposing existing HDL tools to help writing better code
☆208Updated last year
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below
Sorting:
- ☆112Updated last year
- A SystemVerilog Language Server☆170Updated 2 months ago
- SystemVerilog language server☆508Updated last month
- SystemVerilog linter☆346Updated 2 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆438Updated 3 months ago
- Language server based on ghdl☆93Updated 3 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- SystemVerilog grammar for tree-sitter☆99Updated 6 months ago
- Style guide enforcement for VHDL☆210Updated last month
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆60Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆238Updated 7 months ago
- ☆201Updated 3 months ago
- SystemRDL 2.0 language compiler front-end☆251Updated 2 months ago
- ☆405Updated 3 weeks ago
- UVM 1.2 port to Python☆251Updated 3 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆113Updated last year
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆275Updated 5 years ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆243Updated 3 weeks ago
- Unit testing for cocotb☆160Updated 3 weeks ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆297Updated 2 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Verilog/SystemVerilog Syntax and Omni-completion☆388Updated 7 months ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆64Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- A dependency management tool for hardware projects.☆304Updated 2 weeks ago
- ☆79Updated last year