Alternatives and similar repositories for hdl_checker:

Users that are interested in hdl_checker are comparing it to the libraries listed below

• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆154Updated last month
• dalance / svls
  SystemVerilog language server
  ☆492Updated this week
• imc-trading / svlangserver
  ☆106Updated 8 months ago
• dalance / svlint
  SystemVerilog linter
  ☆334Updated last month
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated last year
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆209Updated 3 months ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆381Updated 2 months ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆426Updated 2 weeks ago
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 3 years ago
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆198Updated 3 weeks ago
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆177Updated this week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆248Updated last week
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆112Updated 2 months ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆96Updated 3 months ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆225Updated 4 months ago
• SystemRDL / systemrdl-compiler
  SystemRDL 2.0 language compiler front-end
  ☆245Updated last month
• VHDL-LS / rust_hdl
  ☆372Updated last month
• svunit / svunit
  ☆195Updated last month
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆374Updated 4 months ago
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆108Updated last year
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆202Updated this week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆363Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆275Updated 5 years ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆225Updated 9 months ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆133Updated this week
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆280Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆233Updated last year
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆116Updated 4 months ago