suoto / hdl_checkerLinks
Repurposing existing HDL tools to help writing better code
☆217Updated last year
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below
Sorting:
- ☆119Updated last year
- Language server based on ghdl☆98Updated 4 months ago
- SystemVerilog linter☆359Updated last week
- SystemVerilog language server☆530Updated this week
- A SystemVerilog Language Server☆184Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆232Updated 2 weeks ago
- Style guide enforcement for VHDL☆219Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆417Updated 2 weeks ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆282Updated 5 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆342Updated this week
- SystemVerilog grammar for tree-sitter☆108Updated 10 months ago
- HDL symbol generator☆194Updated 2 years ago
- SystemRDL 2.0 language compiler front-end☆261Updated this week
- Simple parser for extracting VHDL documentation☆72Updated last year
- Code generation tool for control and status registers☆422Updated last week
- A dependency management tool for hardware projects.☆322Updated 2 weeks ago
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- UVM 1.2 port to Python☆253Updated 7 months ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆116Updated last year
- ☆206Updated 6 months ago
- SystemVerilog support in VS Code☆141Updated 7 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆449Updated 6 months ago
- A git-friendly Vivado wrapper☆236Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated this week
- A fast VHDL language server and analysis library written in Rust☆422Updated last month
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆304Updated 2 months ago
- SystemVerilog synthesis tool☆209Updated 6 months ago
- Python-based IP-XACT parser☆137Updated last year
- Unit testing for cocotb☆162Updated this week
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 months ago