Repurposing existing HDL tools to help writing better code
☆225Jun 21, 2026Updated last month
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆61Jun 1, 2021Updated 5 years ago
- A fast VHDL language server and analysis library written in Rust☆501Jul 13, 2026Updated last week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 weeks ago
- VHDL related news.☆27Updated this week
- Language server based on ghdl☆102Jul 1, 2026Updated 3 weeks ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆330Jun 30, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆69Feb 16, 2026Updated 5 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated last month
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SystemVerilog language server☆582Updated this week
- ☆33Jul 15, 2026Updated last week
- ☆137Nov 17, 2025Updated 8 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- An abstract language model of VHDL written in Python.☆65Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆48Feb 12, 2026Updated 5 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A SystemVerilog Language Server☆205Nov 30, 2025Updated 7 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆839May 14, 2026Updated 2 months ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated 10 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆70Jul 15, 2026Updated last week
- A curated list of awesome resources for HDL design and verification☆175Updated this week
- HDL symbol generator☆205Feb 2, 2023Updated 3 years ago
- Virtual development board for HDL design☆42Mar 31, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,895Updated this week
- Style guide enforcement for VHDL☆247Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 2 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- A JSON library implemented in VHDL.☆85Jul 13, 2026Updated last week
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Apr 10, 2025Updated last year
- cocotb: Python-based chip (RTL) verification☆2,455Updated this week