Repurposing existing HDL tools to help writing better code
☆227Sep 23, 2026Updated this week
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆61Jun 1, 2021Updated 5 years ago
- A fast VHDL language server and analysis library written in Rust☆512Updated this week
- Streaming based VHDL parser.☆86Jul 15, 2024Updated 2 years ago
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- A Sphinx domain providing VHDL language support.☆21Jul 11, 2026Updated 2 months ago
- VHDL related news.☆27Updated this week
- Language server based on ghdl☆104Aug 1, 2026Updated last month
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆332Jun 30, 2025Updated last year
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 7 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 3 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- SystemVerilog language server☆585Sep 14, 2026Updated last week
- ☆33Jul 15, 2026Updated 2 months ago
- ☆137Nov 17, 2025Updated 10 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆123Updated this week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- An abstract language model of VHDL written in Python.☆66Sep 2, 2026Updated 3 weeks ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VUnit is a unit testing framework for VHDL/SystemVerilog☆844Updated this week
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆14Sep 22, 2025Updated last year
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 7 months ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- A curated list of awesome resources for HDL design and verification☆177Sep 18, 2026Updated last week
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated last month
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Virtual development board for HDL design☆44Mar 31, 2023Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,942Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Style guide enforcement for VHDL☆254Sep 6, 2026Updated 2 weeks ago
- Interface definitions for VHDL-2019.☆36May 13, 2026Updated 4 months ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- A JSON library implemented in VHDL.☆87Jul 13, 2026Updated 2 months ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago
- GHDL Verilator Interface. A glue code generator for VHDL Verilog cosimulation.☆17Sep 10, 2026Updated 2 weeks ago