suoto / hdl_checker

Related projects ⓘ

Alternatives and complementary repositories for hdl_checker

• imc-trading / svlangserver
  ☆100Updated 5 months ago
• vivekmalneedi / veridian
  A SystemVerilog Language Server
  ☆134Updated 3 months ago
• dalance / svls
  SystemVerilog language server
  ☆467Updated last week
• dalance / svlint
  SystemVerilog linter
  ☆315Updated 2 months ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆91Updated 11 months ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆202Updated last week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆368Updated last week
• dalance / sv-parser
  SystemVerilog parser library fully compliant with IEEE 1800-2017
  ☆408Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆297Updated this week
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆192Updated this week
• tymonx / logic
  CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.
  ☆271Updated 4 years ago
• suoto / vim-hdl
  Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)
  ☆60Updated 3 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated 3 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• vhda / verilog_systemverilog.vim
  Verilog/SystemVerilog Syntax and Omni-completion
  ☆369Updated last month
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆169Updated this week
• VHDL-LS / rust_hdl
  ☆346Updated 2 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆374Updated 4 months ago
• pulp-platform / bender
  A dependency management tool for hardware projects.
  ☆251Updated last month
• thomasrussellmurphy / istyle-verilog-formatter
  Open source implementation of a Verilog formatter
  ☆176Updated 2 years ago
• kevinpt / symbolator
  HDL symbol generator
  ☆185Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆347Updated this week
• mciepluc / cocotb-coverage
  Functional Coverage and Constrained Randomization Extensions for Cocotb
  ☆104Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆333Updated last week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆194Updated last month
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆214Updated last month
• SystemRDL / PeakRDL
  Control and status register code generator toolchain
  ☆105Updated 2 months ago
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆273Updated this week
• nachumk / systemverilog.vim
  SystemVerilog vim scripts
  ☆65Updated last year