Repurposing existing HDL tools to help writing better code
☆228Sep 23, 2026Updated last month
Alternatives and similar repositories for hdl_checker
Users that are interested in hdl_checker are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- Vim plugin to aid VHDL development (for LSP, see https://github.com/suoto/hdl_checker)☆61Jun 1, 2021Updated 5 years ago
- A fast VHDL language server and analysis library written in Rust☆516Updated this week
- Streaming based VHDL parser.☆86Oct 26, 2026Updated last week
- A SystemVerilog Language Server☆211Nov 30, 2025Updated 11 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- A Sphinx domain providing VHDL language support.☆21Updated this week
- Examples of using PSL for functional and formal verification of VHDL with GHDL (and SymbiYosys)☆70Feb 16, 2026Updated 8 months ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- VHDL related news.☆27Updated this week
- SystemVerilog language server☆587Updated this week
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- ☆136Nov 17, 2025Updated 11 months ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- HDL symbol generator☆206Feb 2, 2023Updated 3 years ago
- Language server based on ghdl☆104Aug 1, 2026Updated 3 months ago
- Style guide enforcement for VHDL☆256Sep 6, 2026Updated last month
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,974Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- Building and deploying container images for open source electronic design automation (EDA)☆124Updated this week
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- A translation of the Xilinx XPM library to VHDL for simulation purposes☆71Jul 29, 2026Updated 3 months ago
- VHDL compiler and simulator☆904Updated this week
- VUnit is a unit testing framework for VHDL/SystemVerilog☆854Updated this week
- An abstraction library for interfacing EDA tools☆803Sep 15, 2026Updated last month
- SystemVerilog compiler and language services☆1,175Updated this week
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SystemVerilog linter☆395Nov 6, 2025Updated 11 months ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- A tool for creating HDL-Schematics☆10Updated this week
- cocotb: Python-based chip (RTL) verification☆2,559Updated this week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 2 weeks ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- A curated list of awesome VHDL IP cores, frameworks, libraries, software and resources.☆85Feb 8, 2020Updated 6 years ago