☆10Apr 8, 2021Updated 5 years ago
Alternatives and similar repositories for usb-test-suite-cocotb-usb
Users that are interested in usb-test-suite-cocotb-usb are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jul 9, 2025Updated 11 months ago
- APB Logic☆26Jun 29, 2026Updated last week
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆11Jan 21, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Aug 7, 2023Updated 2 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 5 months ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆27Sep 1, 2021Updated 4 years ago
- https://zig.day☆15Jun 10, 2026Updated 3 weeks ago
- Verilog based simulation modell for 7 Series PLL☆17May 4, 2020Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆45Apr 13, 2023Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- VexRiscv reference platforms for the pqriscv project☆16Mar 9, 2024Updated 2 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- This is a myhdl test environment for the open-cores jpeg_encoder.☆19Oct 23, 2016Updated 9 years ago
- svlib from http://www.verilab.com/resources/svlib/☆28Jun 2, 2020Updated 6 years ago
- verilog core for ws2812 leds☆35Nov 3, 2021Updated 4 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- SystemVerilog modules and classes commonly used for verification☆57Jan 5, 2026Updated 6 months ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Xilinx Unisim Library in Verilog☆91Jul 22, 2020Updated 5 years ago
- ☆25Oct 8, 2019Updated 6 years ago
- ☆13Aug 24, 2025Updated 10 months ago
- EUTelescope -- A Generic Pixel Telescope Data Analysis Framework☆14May 4, 2020Updated 6 years ago
- SymbiFlow WIP changes for Yosys Open SYnthesis Suite☆41Mar 19, 2024Updated 2 years ago
- ☆13Jan 6, 2021Updated 5 years ago
- CPU Simulator written in Python☆14Apr 8, 2020Updated 6 years ago
- Public release☆59Sep 3, 2019Updated 6 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆12Jun 3, 2025Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Easy to make optics bench using a laser cutter☆26Oct 14, 2016Updated 9 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 8 years ago
- UVM Testbench For SystemVerilog Combinator Implementation☆58Jan 21, 2017Updated 9 years ago
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆20May 29, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago