icebreaker-fpga / icebreaker-amaranth-examplesLinks
This repository contains iCEBreaker examples for Amaranth HDL.
☆38Updated last year
Alternatives and similar repositories for icebreaker-amaranth-examples
Users that are interested in icebreaker-amaranth-examples are comparing it to the libraries listed below
Sorting:
- Board and connector definition files for nMigen☆30Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- ☆44Updated 2 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- ☆22Updated 3 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆49Updated 4 months ago
- assorted library of utility cores for amaranth HDL☆90Updated 8 months ago
- I want to learn [n]Migen.☆41Updated 5 years ago
- ice40 USB Analyzer☆58Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- iCE40 floorplan viewer☆24Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable SPI core☆42Updated this week
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- Example litex Risc-V SOC and some example code projects in multiple languages.☆67Updated 2 years ago
- Use ECP5 JTAG port to interact with user design☆28Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Siglent SDS1x0xX-E FPGA bitstreams☆41Updated 5 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- ☆41Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆88Updated 6 years ago
- Small footprint and configurable HyperBus core☆12Updated 2 years ago
- cocotb extension for nMigen☆16Updated 3 years ago