icebreaker-fpga / icebreaker-amaranth-examplesLinks
This repository contains iCEBreaker examples for Amaranth HDL.
☆39Updated last year
Alternatives and similar repositories for icebreaker-amaranth-examples
Users that are interested in icebreaker-amaranth-examples are comparing it to the libraries listed below
Sorting:
- A configurable USB 2.0 device core☆32Updated 5 years ago
- 妖刀夢渡☆63Updated 6 years ago
- Board and connector definition files for nMigen☆30Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- I want to learn [n]Migen.☆42Updated 5 years ago
- ☆44Updated 7 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Small footprint and configurable SPI core☆45Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- Simplified environment for litex☆14Updated 5 years ago
- PicoRV☆43Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- iCE40 floorplan viewer☆24Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆51Updated 6 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆70Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ☆22Updated 3 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- Siglent SDS1x0xX-E FPGA bitstreams☆42Updated 10 months ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Cross compile FPGA tools☆21Updated 4 years ago
- ☆42Updated 5 years ago
- ☆20Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago