icebreaker-fpga / icebreaker-amaranth-examplesLinks
This repository contains iCEBreaker examples for Amaranth HDL.
☆39Updated last year
Alternatives and similar repositories for icebreaker-amaranth-examples
Users that are interested in icebreaker-amaranth-examples are comparing it to the libraries listed below
Sorting:
- I want to learn [n]Migen.☆42Updated 5 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- ☆44Updated 4 months ago
- My pergola FPGA projects☆30Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 9 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 5 months ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆97Updated 2 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆43Updated last month
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- ☆41Updated 2 years ago
- Board and connector definition files for nMigen☆30Updated 4 years ago
- Graded exercises for nMigen (WIP)☆55Updated 4 years ago
- 妖刀夢渡☆59Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last week
- iCE40 floorplan viewer☆24Updated 7 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated last month
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆65Updated 9 months ago
- KiCad Library to make it easy to create both host boards and expansion boards and which are compatible with the Digilent "PMOD" specifica…☆39Updated 4 years ago
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 weeks ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ice40 USB Analyzer☆58Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago