m-labs / nmigen-stdio
Industry standard I/O for nMigen
☆13Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for nmigen-stdio
- Small footprint and configurable HyperBus core☆10Updated 2 years ago
- System on Chip toolkit for nMigen☆20Updated 4 years ago
- ☆12Updated 3 years ago
- a project to check the FOSS synthesizers against vendors EDA tools☆12Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆39Updated 6 months ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- Next-Generation FPGA Place-and-Route☆10Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆36Updated last year
- Finding the bacteria in rotting FPGA designs.☆13Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆12Updated 5 years ago
- AXI support for Migen/MiSoC☆25Updated 4 months ago
- RISC-V Processor written in Amaranth HDL☆33Updated 2 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Board and connector definition files for nMigen☆29Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Wishbone bridge over SPI☆11Updated 5 years ago
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 6 years ago
- cocotb extension for nMigen☆15Updated 2 years ago
- Experiments with Yosys cxxrtl backend☆47Updated 10 months ago
- DVI video out example for prjtrellis☆16Updated 5 years ago
- Fixed point math library for SystemVerilog☆15Updated last week
- ☆43Updated 7 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆32Updated last week
- Open Processor Architecture☆26Updated 8 years ago
- Yosys Plugins☆20Updated 5 years ago
- 妖刀夢渡☆56Updated 5 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Updated 6 years ago