ehw-fit / approx-fpgas
Approximate arithmetic circuits for FPGAs
☆11Updated 5 years ago
Alternatives and similar repositories for approx-fpgas:
Users that are interested in approx-fpgas are comparing it to the libraries listed below
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆26Updated 5 years ago
- NetCracker is an FPGA architecture analysis tool for facilitating the investigation of connectivity patterns within as well as in between…☆14Updated 4 years ago
- CNN accelerator☆28Updated 7 years ago
- Reconfigurable Binary Engine☆16Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 6 months ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 7 months ago
- SRAM☆21Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆18Updated 11 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆34Updated 5 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- ABACUS is a tool for approximate logic synthesis☆14Updated 4 years ago
- IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system☆19Updated 2 weeks ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆22Updated 2 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- Stencil with Optimized Dataflow Architecture☆12Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- Implementation of paper "GraphACT: Accelerating GCN Training on CPU-FPGA Heterogeneous Platform".☆10Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 3 weeks ago
- ☆9Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago