ehw-fit / approx-fpgasLinks
Approximate arithmetic circuits for FPGAs
☆13Updated 5 years ago
Alternatives and similar repositories for approx-fpgas
Users that are interested in approx-fpgas are comparing it to the libraries listed below
Sorting:
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆24Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- ☆10Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- ☆29Updated 6 years ago
- SRAM☆22Updated 5 years ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆13Updated 6 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Updated 10 months ago
- CNN accelerator☆28Updated 8 years ago
- ☆19Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆39Updated last year
- The template for VLSI project☆24Updated 6 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆32Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆33Updated 5 years ago
- APB Logic☆22Updated 2 months ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Updated 12 years ago
- Project repo for the POSH on-chip network generator☆52Updated 10 months ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Open source process design kit for 28nm open process☆72Updated last year
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆33Updated 4 years ago
- A configurable SRAM generator☆57Updated 5 months ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11Updated 6 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆55Updated 3 years ago