FPSG-UIUC / micro23-teaal-artifactLinks
MICRO 2023 Evaluation Artifact for TeAAL
☆9Updated last year
Alternatives and similar repositories for micro23-teaal-artifact
Users that are interested in micro23-teaal-artifact are comparing it to the libraries listed below
Sorting:
- ☆56Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- ☆30Updated 8 months ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆84Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- MICRO22 artifact evaluation for Sparseloop☆45Updated 2 years ago
- ☆31Updated 4 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆69Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆35Updated 7 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- ☆24Updated last month
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆41Updated last year
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆34Updated 7 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆65Updated 2 years ago
- ☆16Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- ☆34Updated last month
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆35Updated 2 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆54Updated 3 months ago
- ☆49Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆133Updated 5 months ago
- ☆41Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated 11 months ago
- agile hardware-software co-design☆50Updated 3 years ago