zhongyuchen / mips-32bitLinks
Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board
☆12Updated 2 years ago
Alternatives and similar repositories for mips-32bit
Users that are interested in mips-32bit are comparing it to the libraries listed below
Sorting:
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆58Updated 3 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- Verilog digital signal processing components☆148Updated 2 years ago
- 国产VU13P加速卡资料☆76Updated 4 months ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- ☆31Updated 5 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- round robin arbiter☆74Updated 11 years ago
- ☆73Updated 3 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- Pipeline FFT Implementation in Verilog HDL☆127Updated 6 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- Example designs for FPGA Drive FMC☆258Updated 7 months ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- ☆65Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- understanding of cocotb (In Chinese Only)☆17Updated 2 months ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Updated 4 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆153Updated 5 months ago
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆66Updated 3 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆123Updated 2 years ago
- HYF's high quality verilog codes☆15Updated 7 months ago