StanfordVLSI / DaVELinks
tools regarding on analog modeling, validation, and generation
☆22Updated 2 years ago
Alternatives and similar repositories for DaVE
Users that are interested in DaVE are comparing it to the libraries listed below
Sorting:
- Open Source PHY v2☆29Updated last year
- ☆44Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Automatic generation of real number models from analog circuits☆43Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Library of open source Process Design Kits (PDKs)☆50Updated this week
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆16Updated last year
- A configurable SRAM generator☆53Updated last week
- ☆20Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated last year
- A framework for FPGA emulation of mixed-signal systems☆36Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- CMake based hardware build system☆30Updated last week
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Intel's Analog Detailed Router☆39Updated 6 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 11 months ago
- repository for a bandgap voltage reference in SKY130 technology☆39Updated 2 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- Cross EDA Abstraction and Automation☆39Updated last month
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- ☆55Updated last year
- BAG framework☆41Updated last year
- SAR ADC on tiny tapeout☆42Updated 6 months ago