tools regarding on analog modeling, validation, and generation
☆22Apr 11, 2023Updated 2 years ago
Alternatives and similar repositories for DaVE
Users that are interested in DaVE are comparing it to the libraries listed below
Sorting:
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats☆51Jan 13, 2021Updated 5 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆16May 25, 2024Updated last year
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆48Jun 24, 2024Updated last year
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆18Dec 5, 2023Updated 2 years ago
- Data Science Foundations: Python Scientific Stack☆11Jun 2, 2022Updated 3 years ago
- Advanced Python (German)☆10Sep 5, 2023Updated 2 years ago
- COCOA: Collaborative Compendium on Analog Integrated Circuits☆25Jan 14, 2026Updated last month
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- This is a repository for the LinkedIn Learning course GitHub Essential Training: The Basics☆13Aug 1, 2023Updated 2 years ago
- ☆11Apr 25, 2020Updated 5 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- ☆44Jan 26, 2020Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- This is a repository for the LinkedIn Learning course Python Challenge Projects☆13Jun 26, 2023Updated 2 years ago
- This is the LinkedIn Learning repository for Level Up: Python Data Acquisitions, Prep, & EDA.☆15Mar 4, 2025Updated 11 months ago
- ☆14Feb 3, 2025Updated last year
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Mar 11, 2023Updated 2 years ago
- The multi-core cluster of a PULP system.☆111Feb 2, 2026Updated last month
- Python package for IBIS-AMI model development and testing☆34Feb 23, 2026Updated last week
- ☆16May 10, 2019Updated 6 years ago
- ☆14Feb 24, 2025Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- ideas and eda software for vlsi design☆51Feb 6, 2026Updated 3 weeks ago
- This is a python implementation of jointly optimizing feed-forward equlizer (FFE) and decision-feedback equalizer (DFE) tap weights.☆13Aug 30, 2023Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 8 years ago
- Repository of Matlab tools for analysis of wireline signal integrity and transceiver simulation☆14Apr 25, 2020Updated 5 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago