StanfordVLSI / DaVELinks
tools regarding on analog modeling, validation, and generation
☆22Updated 2 years ago
Alternatives and similar repositories for DaVE
Users that are interested in DaVE are comparing it to the libraries listed below
Sorting:
- Open Source PHY v2☆31Updated last year
- Automatic generation of real number models from analog circuits☆45Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆44Updated 5 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆43Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆17Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Open source process design kit for 28nm open process☆65Updated last year
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- LibreSilicon's Standard Cell Library Generator☆20Updated 2 weeks ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 3 years ago
- A framework for FPGA emulation of mixed-signal systems☆37Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- SystemVerilog Linter based on pyslang☆31Updated 5 months ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- ☆19Updated last year
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Library of open source Process Design Kits (PDKs)☆56Updated 2 weeks ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆25Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year