StanfordVLSI / DaVELinks
tools regarding on analog modeling, validation, and generation
☆22Updated 2 years ago
Alternatives and similar repositories for DaVE
Users that are interested in DaVE are comparing it to the libraries listed below
Sorting:
- Open Source PHY v2☆31Updated last year
- Automatic generation of real number models from analog circuits☆44Updated last year
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- ☆44Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- Library of open source Process Design Kits (PDKs)☆53Updated last week
- APB UVC ported to Verilator☆11Updated last year
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆17Updated 2 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆20Updated this week
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆36Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open FPGA Modules☆24Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆32Updated 4 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- BAG framework☆41Updated last year
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆26Updated 3 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- ☆33Updated 2 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- SystemVerilog FSM generator☆32Updated last year
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆24Updated 6 years ago